ATE404940T1 - Verfahren zum speichern und/oder ändern von zustandsinformationen eines speichers sowie integrierte schaltung und datenträger - Google Patents

Verfahren zum speichern und/oder ändern von zustandsinformationen eines speichers sowie integrierte schaltung und datenträger

Info

Publication number
ATE404940T1
ATE404940T1 AT04770329T AT04770329T ATE404940T1 AT E404940 T1 ATE404940 T1 AT E404940T1 AT 04770329 T AT04770329 T AT 04770329T AT 04770329 T AT04770329 T AT 04770329T AT E404940 T1 ATE404940 T1 AT E404940T1
Authority
AT
Austria
Prior art keywords
memory
storing
integrated circuit
status information
data carrier
Prior art date
Application number
AT04770329T
Other languages
English (en)
Inventor
Franz Amtmann
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE404940T1 publication Critical patent/ATE404940T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • General Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Read Only Memory (AREA)
  • Storage Device Security (AREA)
  • Communication Control (AREA)
  • Radar Systems Or Details Thereof (AREA)
AT04770329T 2003-10-31 2004-10-27 Verfahren zum speichern und/oder ändern von zustandsinformationen eines speichers sowie integrierte schaltung und datenträger ATE404940T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP03104043 2003-10-31

Publications (1)

Publication Number Publication Date
ATE404940T1 true ATE404940T1 (de) 2008-08-15

Family

ID=34530781

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04770329T ATE404940T1 (de) 2003-10-31 2004-10-27 Verfahren zum speichern und/oder ändern von zustandsinformationen eines speichers sowie integrierte schaltung und datenträger

Country Status (7)

Country Link
US (1) US7584322B2 (de)
EP (1) EP1683080B1 (de)
JP (1) JP2007515027A (de)
CN (1) CN100524350C (de)
AT (1) ATE404940T1 (de)
DE (1) DE602004015827D1 (de)
WO (1) WO2005043457A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006129739A1 (en) 2005-05-31 2006-12-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7952466B2 (en) * 2006-10-11 2011-05-31 International Business Machines Corporation Method and system for protecting RFID tags on purchased goods
US9589653B1 (en) 2016-03-15 2017-03-07 International Business Machines Corporation Creating default states for non-volatile memory elements
US20250329207A1 (en) * 2024-04-17 2025-10-23 Loft Labs, Llc Apparatus and method for an oral nicotine dispensing system

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0646892A3 (de) * 1993-09-30 1996-03-06 Toppan Printing Co Ltd Speicherkarte.
DE19531372A1 (de) * 1995-08-25 1997-02-27 Siemens Ag Chipkarte
EP1033001B1 (de) 1998-06-05 2008-01-09 Nxp B.V. Datenträger mit einer schaltung mit mitteln zur zeitschlitzbestimmung und mitteln zur zeitschlitzfestlegung
US6584029B2 (en) * 2001-08-09 2003-06-24 Hewlett-Packard Development Company, L.P. One-time programmable memory using fuse/anti-fuse and vertically oriented fuse unit memory cells
JP2003168734A (ja) * 2001-11-29 2003-06-13 Mitsubishi Electric Corp 半導体装置及びその制御方法、その製造方法

Also Published As

Publication number Publication date
EP1683080A1 (de) 2006-07-26
CN1875372A (zh) 2006-12-06
CN100524350C (zh) 2009-08-05
US20070168623A1 (en) 2007-07-19
JP2007515027A (ja) 2007-06-07
US7584322B2 (en) 2009-09-01
DE602004015827D1 (de) 2008-09-25
EP1683080B1 (de) 2008-08-13
WO2005043457A1 (en) 2005-05-12

Similar Documents

Publication Publication Date Title
US8046646B2 (en) Defective memory block identification in a memory device
DE60224552D1 (de) Fehlerbehandlung für beschreibbare referenz-speicherzellen zum verfolgen von einsatzspannungsdriften
US7593269B2 (en) Differential flash memory programming technique
DE602005010419D1 (de) Gelatchte programmierung von speicher und verfahren
TW200802404A (en) Volatile memory cell two-pass writing method
WO2006048874A3 (en) Method of managing a multi-bit-cell flash memory
KR970072488A (ko) 기억 시스템
ATE387714T1 (de) Verfolgen der am häufigsten gelöschten blöcke eines nichtflüchtigen speichersystems
TWI606339B (zh) 資料儲存裝置及其資料維護方法
WO2004097837A3 (en) Method of dual cell memory device operation for improved end-of-life read margin
WO2003025939A3 (en) Dynamic column block selection
WO2003058637A1 (en) Programming non-volatile memory devices
US20140149649A1 (en) Measure of health for writing to locations in flash
JP2006323981A (ja) メモリーをアクセスする方法
JP2003204001A5 (de)
US8995196B2 (en) Method of sorting a multi-bit per cell non-volatile memory and a multi-mode configuration method
ATE404940T1 (de) Verfahren zum speichern und/oder ändern von zustandsinformationen eines speichers sowie integrierte schaltung und datenträger
US6452848B1 (en) Programmable built-in self test (BIST) data generator for semiconductor memory devices
CN106856102A (zh) 一种Nand Flash的编程方法
DE59601267D1 (de) Elektronische börsenkarte und verfahren zum wiederaufladen einer elektronischen börsenkarte
CN101383189B (zh) 存储器测试方法
US20020133768A1 (en) Configurable and memory architecture independent memory built-in self test
US8448030B2 (en) Method and apparatus for optimizing address generation for simultaneously running proximity-based BIST algorithms
EP1405316B1 (de) Nichtflüchtiger speicher und beschleunigtes testverfahren für zugehörigen adressendekodierer durch zugefügte modifizierte dummy-speicherzellen
KR20080089075A (ko) 반도체 플래시 메모리 장치의 구동방법

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties