ATE397323T1 - Benutzergeräte (ue) mit einer hybriden parallelen-seriellen busschnittstelle - Google Patents

Benutzergeräte (ue) mit einer hybriden parallelen-seriellen busschnittstelle

Info

Publication number
ATE397323T1
ATE397323T1 AT05104801T AT05104801T ATE397323T1 AT E397323 T1 ATE397323 T1 AT E397323T1 AT 05104801 T AT05104801 T AT 05104801T AT 05104801 T AT05104801 T AT 05104801T AT E397323 T1 ATE397323 T1 AT E397323T1
Authority
AT
Austria
Prior art keywords
serial
data block
nibble
bus interface
serial bus
Prior art date
Application number
AT05104801T
Other languages
English (en)
Inventor
Joseph Gredone
Alfred Stufflet
Timothy A Axness
Original Assignee
Interdigital Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/990,060 external-priority patent/US7069464B2/en
Application filed by Interdigital Tech Corp filed Critical Interdigital Tech Corp
Application granted granted Critical
Publication of ATE397323T1 publication Critical patent/ATE397323T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Dc Digital Transmission (AREA)
AT05104801T 2001-11-21 2002-11-18 Benutzergeräte (ue) mit einer hybriden parallelen-seriellen busschnittstelle ATE397323T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/990,060 US7069464B2 (en) 2001-11-21 2001-11-21 Hybrid parallel/serial bus interface
US10/080,899 US6823469B2 (en) 2001-11-21 2002-02-22 User equipment (UE) having a hybrid parallel/serial bus interface

Publications (1)

Publication Number Publication Date
ATE397323T1 true ATE397323T1 (de) 2008-06-15

Family

ID=26764107

Family Applications (2)

Application Number Title Priority Date Filing Date
AT05104800T ATE388525T1 (de) 2001-11-21 2002-11-18 Benutzergeräte (ue) mit einer hybriden parallelen-seriellen busschnittstelle
AT05104801T ATE397323T1 (de) 2001-11-21 2002-11-18 Benutzergeräte (ue) mit einer hybriden parallelen-seriellen busschnittstelle

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT05104800T ATE388525T1 (de) 2001-11-21 2002-11-18 Benutzergeräte (ue) mit einer hybriden parallelen-seriellen busschnittstelle

Country Status (12)

Country Link
EP (1) EP1446722A4 (de)
JP (1) JP2005510800A (de)
CN (1) CN100346327C (de)
AT (2) ATE388525T1 (de)
AU (1) AU2002352773A1 (de)
CA (1) CA2467841C (de)
DE (1) DE60226910D1 (de)
HK (1) HK1069905A1 (de)
MX (1) MXPA04004742A (de)
NO (1) NO20042522L (de)
TW (2) TWI260172B (de)
WO (1) WO2003046737A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1329850C (zh) * 2004-01-20 2007-08-01 凌阳科技股份有限公司 多重路径总线资料传输方法及系统
CN1321382C (zh) * 2004-01-20 2007-06-13 宏达国际电子股份有限公司 串行/并行数据转换模块及相关计算机系统

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH056335A (ja) * 1991-06-27 1993-01-14 Nec Eng Ltd 装置間インタフエース方式
JPH05160819A (ja) * 1991-12-03 1993-06-25 Nec Eng Ltd データ転送装置
JPH05250316A (ja) * 1992-03-05 1993-09-28 Nec Eng Ltd 装置間インタフェース方式
US5602780A (en) * 1993-10-20 1997-02-11 Texas Instruments Incorporated Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
US5768529A (en) * 1995-05-05 1998-06-16 Silicon Graphics, Inc. System and method for the synchronous transmission of data in a communication network utilizing a source clock signal to latch serial data into first registers and a handshake signal to latch parallel data into second registers
US5812881A (en) * 1997-04-10 1998-09-22 International Business Machines Corporation Handshake minimizing serial to parallel bus interface in a data processing system
US7069464B2 (en) * 2001-11-21 2006-06-27 Interdigital Technology Corporation Hybrid parallel/serial bus interface

Also Published As

Publication number Publication date
JP2005510800A (ja) 2005-04-21
TWI260172B (en) 2006-08-11
CN1589437A (zh) 2005-03-02
AU2002352773A1 (en) 2003-06-10
EP1446722A4 (de) 2005-04-20
DE60226910D1 (de) 2008-07-10
MXPA04004742A (es) 2004-08-02
TWI285316B (en) 2007-08-11
CA2467841C (en) 2008-05-13
EP1446722A1 (de) 2004-08-18
TW200402240A (en) 2004-02-01
NO20042522L (no) 2004-06-16
HK1069905A1 (en) 2005-06-03
TW200419359A (en) 2004-10-01
CN100346327C (zh) 2007-10-31
CA2467841A1 (en) 2003-06-05
ATE388525T1 (de) 2008-03-15
WO2003046737A1 (en) 2003-06-05

Similar Documents

Publication Publication Date Title
MY131176A (en) User equipment (ue) having a hybrid parallel/serial bus interface
HK1069906A1 (en) Method employed by a base station for transferringdata
ATE503329T1 (de) Asynchrone system-on-a-chip-verbindung
HK1073701A1 (en) Base station having a hybrid parallel/serial bus interface
ATE397323T1 (de) Benutzergeräte (ue) mit einer hybriden parallelen-seriellen busschnittstelle
MXPA04004740A (es) Metodo de transferencia de datos.
DE10345949A1 (de) Homebus-System
TWI256809B (en) Fast walsh transform (FWT) demodulator and method thereof

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties