ATE365996T1 - Vorrichtung und verfahren in einer halbleiterschaltung - Google Patents

Vorrichtung und verfahren in einer halbleiterschaltung

Info

Publication number
ATE365996T1
ATE365996T1 AT00986120T AT00986120T ATE365996T1 AT E365996 T1 ATE365996 T1 AT E365996T1 AT 00986120 T AT00986120 T AT 00986120T AT 00986120 T AT00986120 T AT 00986120T AT E365996 T1 ATE365996 T1 AT E365996T1
Authority
AT
Austria
Prior art keywords
delay
semi
circuit
clock signals
circuits
Prior art date
Application number
AT00986120T
Other languages
English (en)
Inventor
Mikael Lindberg
Stefan Davidsson
Ulf Hansson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Application granted granted Critical
Publication of ATE365996T1 publication Critical patent/ATE365996T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0037—Delay of clock signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Electronic Switches (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Networks Using Active Elements (AREA)
AT00986120T 2000-12-05 2000-12-05 Vorrichtung und verfahren in einer halbleiterschaltung ATE365996T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/SE2000/002434 WO2002047269A1 (en) 2000-12-05 2000-12-05 Device and method in a semiconductor circuit

Publications (1)

Publication Number Publication Date
ATE365996T1 true ATE365996T1 (de) 2007-07-15

Family

ID=20280286

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00986120T ATE365996T1 (de) 2000-12-05 2000-12-05 Vorrichtung und verfahren in einer halbleiterschaltung

Country Status (6)

Country Link
US (1) US6900683B2 (de)
EP (1) EP1350323B1 (de)
AT (1) ATE365996T1 (de)
AU (1) AU2001222415A1 (de)
DE (1) DE60035373T2 (de)
WO (1) WO2002047269A1 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0428417D0 (en) * 2004-12-24 2005-02-02 St Microelectronics Res & Dev Programmable digital delay
FR2882207B1 (fr) * 2005-02-15 2007-04-27 Alcatel Sa Dispositif de synchronisation a redondance de signaux d'horloge, pour un equipement d'un reseau de transport synchrone
US8847719B2 (en) * 2008-07-25 2014-09-30 Cirrus Logic, Inc. Transformer with split primary winding
US20120161827A1 (en) * 2010-12-28 2012-06-28 Stmicroelectronics (Canada) Inc. Central lc pll with injection locked ring pll or dell per lane
US20130002297A1 (en) * 2011-06-28 2013-01-03 Texas Instruments, Incorporated Bias temperature instability-resistant circuits
US9704862B2 (en) 2014-09-18 2017-07-11 Samsung Electronics Co., Ltd. Semiconductor devices and methods for manufacturing the same
US10026661B2 (en) 2014-09-18 2018-07-17 Samsung Electronics Co., Ltd. Semiconductor device for testing large number of devices and composing method and test method thereof
US10095825B2 (en) 2014-09-18 2018-10-09 Samsung Electronics Co., Ltd. Computer based system for verifying layout of semiconductor device and layout verify method thereof
US9767248B2 (en) * 2014-09-18 2017-09-19 Samsung Electronics, Co., Ltd. Semiconductor having cross coupled structure and layout verification method thereof
US9811626B2 (en) 2014-09-18 2017-11-07 Samsung Electronics Co., Ltd. Method of designing layout of semiconductor device
JP2017163204A (ja) * 2016-03-07 2017-09-14 ＡＰＲＥＳＩＡ Ｓｙｓｔｅｍｓ株式会社 通信装置

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06188676A (ja) * 1992-12-17 1994-07-08 Canon Inc 相関器
JP2863684B2 (ja) 1993-03-09 1999-03-03 株式会社日立製作所 半導体集積回路のディレイ最適化システム、および、ディレイ最適化方法
US5870445A (en) * 1995-12-27 1999-02-09 Raytheon Company Frequency independent clock synchronizer
JPH1069769A (ja) 1996-08-29 1998-03-10 Fujitsu Ltd 半導体集積回路
JP3739525B2 (ja) * 1996-12-27 2006-01-25 富士通株式会社 可変遅延回路及び半導体集積回路装置
US6125157A (en) * 1997-02-06 2000-09-26 Rambus, Inc. Delay-locked loop circuitry for clock delay adjustment
US6157226A (en) * 1997-05-23 2000-12-05 Mitsubishi Denki Kabushiki Kaisha Clock generator
US6011732A (en) * 1997-08-20 2000-01-04 Micron Technology, Inc. Synchronous clock generator including a compound delay-locked loop
KR100261216B1 (ko) * 1997-11-21 2000-07-01 윤종용 프로그래머블 지연라인
KR100269316B1 (ko) * 1997-12-02 2000-10-16 윤종용 동기지연회로가결합된지연동기루프(dll)및위상동기루프(pll)
US5994938A (en) * 1998-01-30 1999-11-30 Credence Systems Corporation Self-calibrating programmable phase shifter
US6369624B1 (en) * 1998-11-03 2002-04-09 Altera Corporation Programmable phase shift circuitry
US6100735A (en) * 1998-11-19 2000-08-08 Centillium Communications, Inc. Segmented dual delay-locked loop for precise variable-phase clock generation
US6285226B1 (en) * 1999-10-25 2001-09-04 Xilinx, Inc. Duty cycle correction circuit and method
US6229358B1 (en) * 1999-12-15 2001-05-08 International Business Machines Corporation Delayed matching signal generator and frequency multiplier using scaled delay networks

Also Published As

Publication number Publication date
DE60035373D1 (de) 2007-08-09
AU2001222415A1 (en) 2002-06-18
US20040012429A1 (en) 2004-01-22
EP1350323B1 (de) 2007-06-27
US6900683B2 (en) 2005-05-31
EP1350323A1 (de) 2003-10-08
WO2002047269A1 (en) 2002-06-13
DE60035373T2 (de) 2008-03-13

Similar Documents

Publication Publication Date Title
TW200717239A (en) Semiconductor integrated circuit device
ATE531131T1 (de) Verfahren und vorrichtung zum verteilen mehrerer signaleingänge an mehrere integrierte schaltungen
ATE365996T1 (de) Vorrichtung und verfahren in einer halbleiterschaltung
DE60139777D1 (de) Verfahren und vorrichtung zum verstellen der phase einer eingangs-/ausgangsschaltung
TW200709573A (en) A semiconductor device, spread spectrum clock generator and method thereof
TW429322B (en) Semiconductor test system
DE69713084D1 (de) Verfahren und vorrichtung zur erzeugung einer programmierbaren verzögerung
EP1200964A4 (de) Verfahren und schaltung zur zeitlichen anpassung der steuersignale in einem speicherbaustein
TW200801891A (en) Dynamic timing adjustment in a circuit device
WO2005013044A3 (en) Clock generator with skew control
TW200637147A (en) Data latch circuit of semiconductor device
TW200419910A (en) Method and device for generating a clock signal having predetermined clock signal properties
KR950006592A (ko) 전력 소비가 작은 파이프라인 프로세싱 장치
WO2002091148A3 (en) Clock distribution circuit for pipeline processors
TW200629285A (en) Apparatus and method for data outputting
TW346540B (en) Test method of integrated circuit devices by using a dual edge clock technique
ATE291746T1 (de) Verzögerungsfehler-testschaltung und -methode
US4638256A (en) Edge triggered clock distribution system
TW368748B (en) Module combination device and module combination method
ATE449462T1 (de) Frequenzteilerschaltungen
ATE361474T1 (de) Testen von elektronischen schaltungen
JP2005039829A5 (de)
TWI256539B (en) Apparatus and method for generating a clock signal
US7427886B2 (en) Clock generating method and circuit thereof
TW201311064A (zh) 印刷電路板

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties