ATE18703T1 - Schaltungsanordnung und verfahren zur bildung von skalarprodukten und summen von gleitkommazahlen mit maximaler genauigkeit. - Google Patents

Schaltungsanordnung und verfahren zur bildung von skalarprodukten und summen von gleitkommazahlen mit maximaler genauigkeit.

Info

Publication number
ATE18703T1
ATE18703T1 AT82109625T AT82109625T ATE18703T1 AT E18703 T1 ATE18703 T1 AT E18703T1 AT 82109625 T AT82109625 T AT 82109625T AT 82109625 T AT82109625 T AT 82109625T AT E18703 T1 ATE18703 T1 AT E18703T1
Authority
AT
Austria
Prior art keywords
products
alu
point numbers
sums
floating point
Prior art date
Application number
AT82109625T
Other languages
German (de)
English (en)
Inventor
Ulrich Dr Kulisch
Original Assignee
Kulisch Ulrich
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kulisch Ulrich filed Critical Kulisch Ulrich
Application granted granted Critical
Publication of ATE18703T1 publication Critical patent/ATE18703T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
AT82109625T 1981-11-05 1982-10-19 Schaltungsanordnung und verfahren zur bildung von skalarprodukten und summen von gleitkommazahlen mit maximaler genauigkeit. ATE18703T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19813144015 DE3144015A1 (de) 1981-11-05 1981-11-05 "schaltungsanordnung und verfahren zur bildung von skalarprodukten und summen von gleitkommazahlen mit maximaler genauigkeit"
EP82109625A EP0079471B1 (de) 1981-11-05 1982-10-19 Schaltungsanordnung und Verfahren zur Bildung von Skalarprodukten und Summen von Gleitkommazahlen mit maximaler Genauigkeit

Publications (1)

Publication Number Publication Date
ATE18703T1 true ATE18703T1 (de) 1986-04-15

Family

ID=6145722

Family Applications (1)

Application Number Title Priority Date Filing Date
AT82109625T ATE18703T1 (de) 1981-11-05 1982-10-19 Schaltungsanordnung und verfahren zur bildung von skalarprodukten und summen von gleitkommazahlen mit maximaler genauigkeit.

Country Status (5)

Country Link
US (1) US4622650A (US06650917-20031118-M00005.png)
EP (1) EP0079471B1 (US06650917-20031118-M00005.png)
AT (1) ATE18703T1 (US06650917-20031118-M00005.png)
CA (1) CA1187614A (US06650917-20031118-M00005.png)
DE (1) DE3144015A1 (US06650917-20031118-M00005.png)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4751665A (en) * 1986-02-24 1988-06-14 International Business Machines Corporation Systolic super summation device
US4819190A (en) * 1986-06-18 1989-04-04 The United States Of America As Represented By The Secretary Of The Navy Video line processor
DE3703440A1 (de) * 1986-08-04 1988-02-18 Ulrich Prof Dr Kulisch Schaltungsanordnung zur bildung von summen, insbesondere von skalarprodukten
US4866653A (en) * 1986-08-04 1989-09-12 Ulrich Kulisch Circuitry for generating sums, especially scalar products
US5341482A (en) * 1987-03-20 1994-08-23 Digital Equipment Corporation Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions
EP0331789A3 (de) * 1988-02-26 1991-07-24 Siemens Aktiengesellschaft Speicher für eine Rechenanlage, die im Gleitpunktformat oder Festpunktformat dargestellte Zahlen hoch genau verknüpft
US5327571A (en) * 1990-04-03 1994-07-05 Advanced Micro Devices, Inc. Processor having decoder for decoding unmodified instruction set for addressing register to read or write in parallel or serially shift in from left or right
WO1992000560A1 (en) * 1990-06-29 1992-01-09 Luminis Pty. Ltd. A generalised systolic array serial floating point adder and accumulator
US5828894A (en) * 1990-11-13 1998-10-27 International Business Machines Corporation Array processor having grouping of SIMD pickets
US5630162A (en) * 1990-11-13 1997-05-13 International Business Machines Corporation Array processor dotted communication network based on H-DOTs
US5966528A (en) * 1990-11-13 1999-10-12 International Business Machines Corporation SIMD/MIMD array processor with vector processing
US5734921A (en) * 1990-11-13 1998-03-31 International Business Machines Corporation Advanced parallel array processor computer package
US5625836A (en) * 1990-11-13 1997-04-29 International Business Machines Corporation SIMD/MIMD processing memory element (PME)
US5708836A (en) * 1990-11-13 1998-01-13 International Business Machines Corporation SIMD/MIMD inter-processor communication
US5588152A (en) * 1990-11-13 1996-12-24 International Business Machines Corporation Advanced parallel processor including advanced support hardware
US5963745A (en) * 1990-11-13 1999-10-05 International Business Machines Corporation APAP I/O programmable router
US5617577A (en) * 1990-11-13 1997-04-01 International Business Machines Corporation Advanced parallel array processor I/O connection
US5765012A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library
US5794059A (en) * 1990-11-13 1998-08-11 International Business Machines Corporation N-dimensional modified hypercube
US5590345A (en) * 1990-11-13 1996-12-31 International Business Machines Corporation Advanced parallel array processor(APAP)
US5765011A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual instruction streams
DE69131272T2 (de) * 1990-11-13 1999-12-09 International Business Machines Corp., Armonk Paralleles Assoziativprozessor-System
US5809292A (en) * 1990-11-13 1998-09-15 International Business Machines Corporation Floating point for simid array machine
US5963746A (en) * 1990-11-13 1999-10-05 International Business Machines Corporation Fully distributed processing memory element
US5765015A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Slide network for an array processor
US5815723A (en) * 1990-11-13 1998-09-29 International Business Machines Corporation Picket autonomy on a SIMD machine
JPH04242861A (ja) * 1990-12-28 1992-08-31 Sony Corp 内積演算回路
US5594918A (en) * 1991-05-13 1997-01-14 International Business Machines Corporation Parallel computer system providing multi-ported intelligent memory
JP2642039B2 (ja) * 1992-05-22 1997-08-20 インターナショナル・ビジネス・マシーンズ・コーポレイション アレイ・プロセッサ
EP0638859B1 (de) * 1993-08-09 1999-09-29 Siemens Aktiengesellschaft Signalverarbeitungseinrichtung
US7212959B1 (en) * 2001-08-08 2007-05-01 Stephen Clark Purcell Method and apparatus for accumulating floating point values
US7099851B2 (en) * 2001-12-13 2006-08-29 Sun Microsystems, Inc. Applying term consistency to an equality constrained interval global optimization problem
US7801939B1 (en) * 2006-01-19 2010-09-21 Everest Michael T Complex and hypercomplex inclusive interval expression evaluations with stable numeric evaluations and precision efficacy testing
RU2609745C2 (ru) * 2014-05-28 2017-02-02 Общество с ограниченной ответственностью "ПАВЛИН Технологии" Способ осуществления операции скалярного умножения произвольного вектора на загружаемый в устройство векторный коэффициент и опционального сложения со скалярным коэффициентом
US9916130B2 (en) 2014-11-03 2018-03-13 Arm Limited Apparatus and method for vector processing
US9733899B2 (en) 2015-11-12 2017-08-15 Arm Limited Lane position information for processing of vector
US9928031B2 (en) 2015-11-12 2018-03-27 Arm Limited Overlap propagation operation
US9703531B2 (en) 2015-11-12 2017-07-11 Arm Limited Multiplication of first and second operands using redundant representation
US9720646B2 (en) 2015-11-12 2017-08-01 Arm Limited Redundant representation of numeric value using overlap bits
US10747501B2 (en) * 2017-08-31 2020-08-18 Qualcomm Incorporated Providing efficient floating-point operations using matrix processors in processor-based systems
US10747502B2 (en) * 2018-09-19 2020-08-18 Xilinx, Inc. Multiply and accumulate circuit

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3388385A (en) * 1966-05-19 1968-06-11 Hewlett Packard Co Nondestructive round-off display circuit
US3699326A (en) * 1971-05-05 1972-10-17 Honeywell Inf Systems Rounding numbers expressed in 2{40 s complement notation
US3871578A (en) * 1972-10-10 1975-03-18 Digital Equipment Corp Data processing system for multiplying and intergerizing floating point numbers
US4054787A (en) * 1975-06-06 1977-10-18 The United States Of America As Represented By The Secretary Of The Navy Apparatus for computing an arithmetically accumulated sequence of numbers
US4149261A (en) * 1976-03-19 1979-04-10 Canon Kabushiki Kaisha Computer having circuitry for rounding-off insignificant digits
US4075704A (en) * 1976-07-02 1978-02-21 Floating Point Systems, Inc. Floating point data processor for high speech operation
US4135249A (en) * 1977-06-29 1979-01-16 General Electric Company Signed double precision multiplication logic
US4130879A (en) * 1977-07-15 1978-12-19 Honeywell Information Systems Inc. Apparatus for performing floating point arithmetic operations using submultiple storage
US4229800A (en) * 1978-12-06 1980-10-21 American Microsystems, Inc. Round off correction logic for modified Booth's algorithm
US4295203A (en) * 1979-11-09 1981-10-13 Honeywell Information Systems Inc. Automatic rounding of floating point operands
US4339657A (en) * 1980-02-06 1982-07-13 International Business Machines Corporation Error logging for automatic apparatus
US4338675A (en) * 1980-02-13 1982-07-06 Intel Corporation Numeric data processor
JPS56135236A (en) * 1980-03-24 1981-10-22 Casio Comput Co Ltd Numeric data displaying system
DE3066955D1 (en) * 1980-06-24 1984-04-19 Ibm Signal processor computing arrangement and method of operating said arrangement
JPS5776635A (en) * 1980-10-31 1982-05-13 Hitachi Ltd Floating multiplying circuit
US4429370A (en) * 1981-04-23 1984-01-31 Data General Corporation Arithmetic unit for use in a data processing system for computing exponent results and detecting overflow and underflow conditions thereof
US4476537A (en) * 1981-06-11 1984-10-09 Data General Corporation Fixed point and floating point computation units using commonly shared control fields

Also Published As

Publication number Publication date
US4622650A (en) 1986-11-11
DE3144015C2 (US06650917-20031118-M00005.png) 1988-02-04
EP0079471B1 (de) 1986-03-19
EP0079471A1 (de) 1983-05-25
CA1187614A (en) 1985-05-21
DE3144015A1 (de) 1983-05-26

Similar Documents

Publication Publication Date Title
ATE18703T1 (de) Schaltungsanordnung und verfahren zur bildung von skalarprodukten und summen von gleitkommazahlen mit maximaler genauigkeit.
Koren Computer arithmetic algorithms
TW345645B (en) Method and apparatus for performing high-precision multiply-add calculations using independent multiply and add instructions
Bickerstaff et al. Parallel reduced area multipliers
EP0206762A2 (en) Digital electronic multiplier circuits
DE3066464D1 (en) Method of obtaining the result of a numerical calculation in floating-point representation with the number of exact significant digits, and numerical calculating device for carrying out this method
EP0098685A2 (en) Multiple bit encoding technique for combinational multipliers
EP0063361B1 (en) Correction circuit for approximate quotient
WO1997045787A1 (en) A novel division algorithm for floating point or integer numbers
JPH0477932B2 (US06650917-20031118-M00005.png)
Stewart A note on complex division
US5818745A (en) Computer for performing non-restoring division
EP0394162A3 (en) Two-bit floating point divide circuit with single carry-save adder
US3223831A (en) Binary division apparatus
JPS6453229A (en) Multiplication system
US3757097A (en) Ediate arithmetic results extra bit for floating decimal control and correction of false interm
JPS56105570A (en) Drawing inputting device
JPS54162936A (en) Data processor
SU1151992A1 (ru) Логарифмическа линейка
SU1027721A1 (ru) Устройство дл вычислени логарифма
McPherson et al. A large-scale, general-purpose electronic digital calculator: The SSEC
Homann David Rittenhouse: logarithms and leisure
JPS57196351A (en) Floating point multiplying circuit
Juncosa Applied Mathematics: Numerical Methods for Scientists and Engineers. Richard W. Hamming. McGraw-Hill, New York, 1962. 411 pp. Illus. $11.
Davis et al. The Abacus and the Slipstick

Legal Events

Date Code Title Description
REN Ceased due to non-payment of the annual fee