ATE171576T1 - Integrierte schaltung - Google Patents
Integrierte schaltungInfo
- Publication number
- ATE171576T1 ATE171576T1 AT91302456T AT91302456T ATE171576T1 AT E171576 T1 ATE171576 T1 AT E171576T1 AT 91302456 T AT91302456 T AT 91302456T AT 91302456 T AT91302456 T AT 91302456T AT E171576 T1 ATE171576 T1 AT E171576T1
- Authority
- AT
- Austria
- Prior art keywords
- input
- output
- signal
- logic
- output enable
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17748—Structural details of configuration resources
- H03K19/1776—Structural details of configuration resources for memories
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17724—Structural details of logic blocks
- H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17736—Structural details of routing resources
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/503,049 US5185706A (en) | 1989-08-15 | 1990-04-02 | Programmable gate array with logic cells having configurable output enable |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE171576T1 true ATE171576T1 (de) | 1998-10-15 |
Family
ID=24000561
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT91302456T ATE171576T1 (de) | 1990-04-02 | 1991-03-21 | Integrierte schaltung |
Country Status (5)
Country | Link |
---|---|
US (1) | US5185706A (de) |
EP (1) | EP0450811B1 (de) |
JP (1) | JPH04225621A (de) |
AT (1) | ATE171576T1 (de) |
DE (1) | DE69130239D1 (de) |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5367208A (en) | 1986-09-19 | 1994-11-22 | Actel Corporation | Reconfigurable programmable interconnect architecture |
US5477165A (en) * | 1986-09-19 | 1995-12-19 | Actel Corporation | Programmable logic module and architecture for field programmable gate array device |
US5644497A (en) * | 1988-03-15 | 1997-07-01 | Hyman; Edward | Method and apparatus for compiling and implementing state-machine states and outputs for a universal cellular sequential logic array |
US5198705A (en) | 1990-05-11 | 1993-03-30 | Actel Corporation | Logic module with configurable combinational and sequential blocks |
US5122685A (en) * | 1991-03-06 | 1992-06-16 | Quicklogic Corporation | Programmable application specific integrated circuit and logic cell therefor |
US5416367A (en) * | 1991-03-06 | 1995-05-16 | Quicklogic Corporation | Programmable application specific integrated circuit and logic cell therefor |
US5338982A (en) * | 1991-03-29 | 1994-08-16 | Kawasaki Steel Corporation | Programmable logic device |
US20020130681A1 (en) | 1991-09-03 | 2002-09-19 | Cliff Richard G. | Programmable logic array integrated circuits |
US6759870B2 (en) | 1991-09-03 | 2004-07-06 | Altera Corporation | Programmable logic array integrated circuits |
KR960003042B1 (ko) * | 1992-05-26 | 1996-03-04 | 가부시끼가이샤 도시바 | 데이타 출력 장치 |
DE69427758T2 (de) * | 1993-05-28 | 2001-10-31 | Univ California | Feldprogrammierbare logische vorrichtung mit dynamischer verbindungsanordnung an einen dynamischen logischen kern |
US5457410A (en) * | 1993-08-03 | 1995-10-10 | Btr, Inc. | Architecture and interconnect scheme for programmable logic circuits |
US5506517A (en) * | 1993-09-01 | 1996-04-09 | Lattice Semiconductor Corporation | Output enable structure and method for a programmable logic device |
US5594363A (en) * | 1995-04-07 | 1997-01-14 | Zycad Corporation | Logic cell and routing architecture in a field programmable gate array |
US5646546A (en) * | 1995-06-02 | 1997-07-08 | International Business Machines Corporation | Programmable logic cell having configurable gates and multiplexers |
US5784313A (en) * | 1995-08-18 | 1998-07-21 | Xilinx, Inc. | Programmable logic device including configuration data or user data memory slices |
US5646545A (en) * | 1995-08-18 | 1997-07-08 | Xilinx, Inc. | Time multiplexed programmable logic device |
US5848285A (en) * | 1995-12-26 | 1998-12-08 | Cypress Semiconductor Corporation | Macrocell having a dual purpose input register for use in a logic device |
US5811989A (en) * | 1995-12-29 | 1998-09-22 | Cypress Semiconductor Corp. | Programmable I/O cell with data conversion capability |
US5760719A (en) * | 1995-12-29 | 1998-06-02 | Cypress Semiconductor Corp. | Programmable I/O cell with data conversion capability |
US5786710A (en) * | 1995-12-29 | 1998-07-28 | Cypress Semiconductor Corp. | Programmable I/O cell with data conversion capability |
US5917337A (en) * | 1995-12-29 | 1999-06-29 | Cypress Semiconductor Corp. | Programmable I/O cell with data conversion capability |
US6882177B1 (en) | 1996-01-10 | 2005-04-19 | Altera Corporation | Tristate structures for programmable logic devices |
US5894228A (en) | 1996-01-10 | 1999-04-13 | Altera Corporation | Tristate structures for programmable logic devices |
US5847580A (en) * | 1996-10-10 | 1998-12-08 | Xilinx, Inc. | High speed bidirectional bus with multiplexers |
US5936424A (en) * | 1996-02-02 | 1999-08-10 | Xilinx, Inc. | High speed bus with tree structure for selecting bus driver |
US5894565A (en) * | 1996-05-20 | 1999-04-13 | Atmel Corporation | Field programmable gate array with distributed RAM and increased cell utilization |
US6034547A (en) * | 1996-09-04 | 2000-03-07 | Advantage Logic, Inc. | Method and apparatus for universal program controlled bus |
US6624658B2 (en) * | 1999-02-04 | 2003-09-23 | Advantage Logic, Inc. | Method and apparatus for universal program controlled bus architecture |
US5781032A (en) * | 1996-09-09 | 1998-07-14 | International Business Machines Corporation | Programmable inverter circuit used in a programmable logic cell |
US6029236A (en) * | 1997-01-28 | 2000-02-22 | Altera Corporation | Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM |
US5936426A (en) | 1997-02-03 | 1999-08-10 | Actel Corporation | Logic function module for field programmable array |
US5963050A (en) | 1997-02-26 | 1999-10-05 | Xilinx, Inc. | Configurable logic element with fast feedback paths |
US6201410B1 (en) | 1997-02-26 | 2001-03-13 | Xilinx, Inc. | Wide logic gate implemented in an FPGA configurable logic element |
US6204689B1 (en) | 1997-02-26 | 2001-03-20 | Xilinx, Inc. | Input/output interconnect circuit for FPGAs |
US5889411A (en) * | 1997-02-26 | 1999-03-30 | Xilinx, Inc. | FPGA having logic element carry chains capable of generating wide XOR functions |
US5914616A (en) * | 1997-02-26 | 1999-06-22 | Xilinx, Inc. | FPGA repeatable interconnect structure with hierarchical interconnect lines |
US5942913A (en) * | 1997-03-20 | 1999-08-24 | Xilinx, Inc. | FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines |
US5920202A (en) * | 1997-02-26 | 1999-07-06 | Xilinx, Inc. | Configurable logic element with ability to evaluate five and six input functions |
US6150836A (en) * | 1997-06-13 | 2000-11-21 | Malleable Technologies, Inc. | Multilevel logic field programmable device |
US6006321A (en) * | 1997-06-13 | 1999-12-21 | Malleable Technologies, Inc. | Programmable logic datapath that may be used in a field programmable device |
US5974435A (en) * | 1997-08-28 | 1999-10-26 | Malleable Technologies, Inc. | Reconfigurable arithmetic datapath |
US6212591B1 (en) * | 1999-04-02 | 2001-04-03 | Cradle Technologies | Configurable I/O circuitry defining virtual ports |
US6438569B1 (en) | 1999-09-20 | 2002-08-20 | Pmc-Sierra, Inc. | Sums of production datapath |
US6470485B1 (en) * | 2000-10-18 | 2002-10-22 | Lattice Semiconductor Corporation | Scalable and parallel processing methods and structures for testing configurable interconnect network in FPGA device |
US6720796B1 (en) | 2001-05-06 | 2004-04-13 | Altera Corporation | Multiple size memories in a programmable logic device |
US6609238B1 (en) * | 2001-06-15 | 2003-08-19 | Lsi Logic Corporation | Method of control cell placement to minimize connection length and cell delay |
US6653860B2 (en) | 2001-08-10 | 2003-11-25 | Lattice Semiconductor Corporation | Enhanced macrocell module having expandable product term sharing capability for use in high density CPLD architectures |
US6590418B1 (en) * | 2001-12-19 | 2003-07-08 | Intel Corporation | Method and apparatus for a programmable output interface |
US7255437B2 (en) * | 2003-10-09 | 2007-08-14 | Howell Thomas A | Eyeglasses with activity monitoring |
US7796464B1 (en) | 2003-06-27 | 2010-09-14 | Cypress Semiconductor Corporation | Synchronous memory with a shadow-cycle counter |
US7893772B1 (en) | 2007-12-03 | 2011-02-22 | Cypress Semiconductor Corporation | System and method of loading a programmable counter |
KR101482210B1 (ko) * | 2009-01-08 | 2015-01-15 | 삼성전자 주식회사 | 전력 소모 감소를 위한 재구성 가능한 프로세서 및 그 동작방법 |
GB2490914B (en) * | 2011-05-17 | 2015-12-09 | Aptcore Ltd | Signal processing apparatus |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4675673A (en) * | 1984-01-27 | 1987-06-23 | Oliver Douglas E | Programmable pin driver system |
US4668880A (en) * | 1984-03-26 | 1987-05-26 | American Telephone And Telegraph Company, At&T Bell Laboratories | Chain logic scheme for programmed logic array |
US4642487A (en) * | 1984-09-26 | 1987-02-10 | Xilinx, Inc. | Special interconnect for configurable logic array |
US4713557A (en) * | 1984-09-26 | 1987-12-15 | Xilinx, Inc. | Bidirectional buffer amplifier |
US4706216A (en) * | 1985-02-27 | 1987-11-10 | Xilinx, Inc. | Configurable logic element |
US4845633A (en) * | 1985-12-02 | 1989-07-04 | Apple Computer Inc. | System for programming graphically a programmable, asynchronous logic cell and array |
US4786904A (en) * | 1986-12-15 | 1988-11-22 | Zoran Corporation | Electronically programmable gate array having programmable interconnect lines |
US4931946A (en) * | 1988-03-10 | 1990-06-05 | Cirrus Logic, Inc. | Programmable tiles |
EP1462964A3 (de) * | 1988-10-05 | 2006-06-07 | Quickturn Design Systems, Inc. | Verfahren zur Stimulierung einer funktionellen logischen Schaltung mit einem logischen Stimulus |
US5212652A (en) * | 1989-08-15 | 1993-05-18 | Advanced Micro Devices, Inc. | Programmable gate array with improved interconnect structure |
-
1990
- 1990-04-02 US US07/503,049 patent/US5185706A/en not_active Expired - Lifetime
-
1991
- 1991-03-21 EP EP91302456A patent/EP0450811B1/de not_active Expired - Lifetime
- 1991-03-21 DE DE69130239T patent/DE69130239D1/de not_active Expired - Lifetime
- 1991-03-21 AT AT91302456T patent/ATE171576T1/de active
- 1991-04-02 JP JP3069701A patent/JPH04225621A/ja not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
US5185706A (en) | 1993-02-09 |
JPH04225621A (ja) | 1992-08-14 |
DE69130239D1 (de) | 1998-10-29 |
EP0450811A3 (en) | 1992-04-08 |
EP0450811B1 (de) | 1998-09-23 |
EP0450811A2 (de) | 1991-10-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE171576T1 (de) | Integrierte schaltung | |
US5028821A (en) | Programmable logic device with programmable inverters at input/output pads | |
US5602494A (en) | Bi-directional programmable I/O cell | |
SG55046A1 (en) | Architecture and interconnect scheme for programmable logic circuits | |
EP0461798A3 (en) | Configurable interconnect structure | |
US5387824A (en) | Variable drive output buffer circuit | |
US5381529A (en) | Shift register with dual clock inputs for receiving and sending information between I/O channels and host based on external and internal clock inputs respectively | |
WO1987000675A3 (en) | Control system for chained circuit modules | |
US5045714A (en) | Multiplexer with improved channel select circuitry | |
EP0368826A3 (de) | Datenverarbeitungsschaltung | |
EP0513611A3 (de) | ||
US5157284A (en) | Integrated circuit including an input buffer circuit having nand and nor gates | |
US5113093A (en) | Semiconductor integrated circuit with multiple operation | |
US5291080A (en) | Integrated circuit device having tristate input buffer for reducing internal power use | |
EP0547888A3 (de) | ||
EP1288967A3 (de) | Halbleiterspeicher | |
US5329181A (en) | Complementary macrocell feedback circuit | |
DE3765695D1 (de) | Programmierbare schaltungsanordnung. | |
EP0156477A1 (de) | Torschaltung zur Anwendung in einem Mikrocomputersystem | |
US5566311A (en) | Semiconductor memory controller for reducing pass through current | |
EP0228156A3 (de) | Prüfsystem für VLSI-Schaltungen | |
US6263482B1 (en) | Programmable logic device having macrocells with selectable product-term inversion | |
JPS6432524A (en) | Semiconductor logic circuit | |
JPS6474651A (en) | Data input/output device | |
SU1621143A1 (ru) | Триггер IK-типа |