ATE157183T1 - Eingabewarteschlange für speichersubsysteme - Google Patents

Eingabewarteschlange für speichersubsysteme

Info

Publication number
ATE157183T1
ATE157183T1 AT90307009T AT90307009T ATE157183T1 AT E157183 T1 ATE157183 T1 AT E157183T1 AT 90307009 T AT90307009 T AT 90307009T AT 90307009 T AT90307009 T AT 90307009T AT E157183 T1 ATE157183 T1 AT E157183T1
Authority
AT
Austria
Prior art keywords
nodes
input queue
storage subsystems
caches
write
Prior art date
Application number
AT90307009T
Other languages
English (en)
Inventor
Lawrence Andrew Paul Chisvin
John Koehler Grooms
Joseph Franklin Rantala
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of ATE157183T1 publication Critical patent/ATE157183T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
AT90307009T 1989-07-06 1990-06-27 Eingabewarteschlange für speichersubsysteme ATE157183T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US37630089A 1989-07-06 1989-07-06

Publications (1)

Publication Number Publication Date
ATE157183T1 true ATE157183T1 (de) 1997-09-15

Family

ID=23484443

Family Applications (1)

Application Number Title Priority Date Filing Date
AT90307009T ATE157183T1 (de) 1989-07-06 1990-06-27 Eingabewarteschlange für speichersubsysteme

Country Status (6)

Country Link
US (1) US5388222A (de)
EP (1) EP0407087B1 (de)
JP (1) JPH0652519B2 (de)
AT (1) ATE157183T1 (de)
CA (1) CA2020385C (de)
DE (1) DE69031297T2 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4423559A1 (de) * 1993-11-09 1995-05-11 Hewlett Packard Co Datenverbindungsverfahren und Vorrichtung für Multiprozessor-Computersysteme mit gemeinsamem Speicher
US5630075A (en) * 1993-12-30 1997-05-13 Intel Corporation Write combining buffer for sequentially addressed partial line operations originating from a single instruction
US5751986A (en) * 1994-03-01 1998-05-12 Intel Corporation Computer system with self-consistent ordering mechanism
US5761731A (en) * 1995-01-13 1998-06-02 Digital Equipment Corporation Method and apparatus for performing atomic transactions in a shared memory multi processor system
US5751983A (en) * 1995-10-03 1998-05-12 Abramson; Jeffrey M. Out-of-order processor with a memory subsystem which handles speculatively dispatched load operations
US6401167B1 (en) * 1997-10-10 2002-06-04 Rambus Incorporated High performance cost optimized memory
US6343352B1 (en) 1997-10-10 2002-01-29 Rambus Inc. Method and apparatus for two step memory write operations
US6356485B1 (en) * 1999-02-13 2002-03-12 Integrated Device Technology, Inc. Merging write cycles by comparing at least a portion of the respective write cycle addresses
US7543100B2 (en) * 2001-06-18 2009-06-02 3Par, Inc. Node controller for a data storage system
US7206230B2 (en) 2005-04-01 2007-04-17 Sandisk Corporation Use of data latches in cache operations of non-volatile memories
JP4208895B2 (ja) * 2006-05-30 2009-01-14 株式会社東芝 キャッシュメモリ装置および処理方法
US8275972B2 (en) * 2006-08-23 2012-09-25 Ati Technologies, Inc. Write data mask method and system
US20080151765A1 (en) * 2006-12-20 2008-06-26 Sanal Chandran Cheruvathery Enhanced Jitter Buffer
US20110238870A1 (en) * 2008-12-03 2011-09-29 Rambus Inc. Memory System With Command Filtering
US8239635B2 (en) * 2009-09-30 2012-08-07 Oracle America, Inc. System and method for performing visible and semi-visible read operations in a software transactional memory
CN102129662B (zh) * 2010-01-18 2013-02-27 环旭电子股份有限公司 提升显示操作效能的显示控制系统、电脑系统及控制方法
US8472280B2 (en) 2010-12-21 2013-06-25 Sandisk Technologies Inc. Alternate page by page programming scheme
US11709623B2 (en) * 2018-08-03 2023-07-25 Sk Hynix Nand Product Solutions Corp. NAND-based storage device with partitioned nonvolatile write buffer
US10891227B2 (en) * 2018-11-29 2021-01-12 International Business Machines Corporation Determining modified tracks to destage during a cache scan
US11113213B2 (en) * 2019-12-30 2021-09-07 Micron Technology, Inc. Determining write commands for deletion in a host interface

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS547252A (en) * 1977-06-20 1979-01-19 Hitachi Ltd Program control system
US4136386A (en) * 1977-10-06 1979-01-23 International Business Machines Corporation Backing store access coordination in a multi-processor system
JPS57757A (en) * 1980-06-04 1982-01-05 Hitachi Ltd Job execution schedule system
US4731740A (en) * 1984-06-30 1988-03-15 Kabushiki Kaisha Toshiba Translation lookaside buffer control system in computer or virtual memory control scheme
US4885680A (en) * 1986-07-25 1989-12-05 International Business Machines Corporation Method and apparatus for efficiently handling temporarily cacheable data
US4914570A (en) * 1986-09-15 1990-04-03 Counterpoint Computers, Inc. Process distribution and sharing system for multiple processor computer system

Also Published As

Publication number Publication date
EP0407087A3 (en) 1992-05-20
DE69031297T2 (de) 1998-04-02
EP0407087A2 (de) 1991-01-09
CA2020385C (en) 1996-05-28
JPH03118649A (ja) 1991-05-21
DE69031297D1 (de) 1997-09-25
EP0407087B1 (de) 1997-08-20
US5388222A (en) 1995-02-07
CA2020385A1 (en) 1991-01-07
JPH0652519B2 (ja) 1994-07-06

Similar Documents

Publication Publication Date Title
DE69031297D1 (de) Eingabewarteschlange für Speichersubsysteme
US5940856A (en) Cache intervention from only one of many cache lines sharing an unmodified value
US5946709A (en) Shared intervention protocol for SMP bus using caches, snooping, tags and prioritizing
US5963974A (en) Cache intervention from a cache line exclusively holding an unmodified value
FR2762418B1 (fr) Procede de gestion d'une memoire partagee
DE68929224D1 (de) Pipeline, die einen Cachespeicher für Rechnerprozessoren enthält
KR930022222A (ko) 캐시가 일관된 다중 처리기 컴퓨터 시스템에서 다중 미결동작을 제공하기 위한 장치 및 그 방법
DE69425222D1 (de) Dynamisch ausbaubares Speichereinheitsmatrixsystem
US5829027A (en) Removable processor board having first, second and third level cache system for use in a multiprocessor computer system
US7024520B2 (en) System and method enabling efficient cache line reuse in a computer system
JPH02288927A (ja) 共有メモリ管理方式
JPH0816886B2 (ja) 高速書き込み方法
US5996049A (en) Cache-coherency protocol with recently read state for data and instructions
EP0398189A3 (de) Direktzugriffsspeicher zur Angabe von nichtcachespeicherbaren Adressen
CA2286364A1 (en) Read operations in multiprocessor computer system
US6658536B1 (en) Cache-coherency protocol with recently read state for extending cache horizontally
DE69434144D1 (de) Symmetrisches Mehrprozessorsystem mit vereinheitlichter Umgebung und verteilten Systemfunktionen
ATE273536T1 (de) Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher
JP3340047B2 (ja) マルチプロセッサシステムおよび複製タグの制御方法
WO1993009497A3 (en) Memory unit including a multiple write cache
EP0396940A2 (de) Cache-Speicher und verwandtes Übereinstimmungsprotokoll
EP0164673A3 (de) Mechanismus zur Tätigkeitsspurentnahme für Peripheriegeräte in Rechnersystemen
FR2287067A1 (fr) Dispositif de tamponnage d'informations entre un processeur et sa memoire principale
EP0375892A3 (de) Datenverarbeitungsanordnung
JPH03113655A (ja) キャッシュメモリとプロセッサエレメント