US7312793B2 - Liquid crystal display controller - Google Patents
Liquid crystal display controller Download PDFInfo
- Publication number
- US7312793B2 US7312793B2 US10/933,781 US93378104A US7312793B2 US 7312793 B2 US7312793 B2 US 7312793B2 US 93378104 A US93378104 A US 93378104A US 7312793 B2 US7312793 B2 US 7312793B2
- Authority
- US
- United States
- Prior art keywords
- synchronization
- synchronization pulse
- signal
- period
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
- G09G5/008—Clock recovery
Definitions
- the present invention relates to a liquid crystal display controller, and more particularly to processing during the occurrence of abnormal conditions in a synchronizing signal.
- LCD panel which has conventionally been used as a monitor for a personal computer (PC) is now, in a growing number of cases, used for a liquid crystal television capitalizing on its thin and lightweight features.
- PC personal computer
- a relatively stable signal is input to the LCD panel.
- an input signal becomes unstable during channel tuning, and reproduction, fast-forwarding, and rewinding of VTR.
- FIG. 8 shows a structure of a typical liquid crystal television.
- the liquid crystal television comprises a TV tuner 10 for receiving a TV image signal, an RGB decoder 12 for extracting an R signal, a G signal, and a B signal from the TV image signal received, a scaler 14 for converting the number of horizontal pixels or the number of scanning lines in the TV image signal, and a panel module 16 .
- the panel module 16 includes a LCD panel and a LCD controller for driving the LCD panel.
- the LCD controller includes a timing controller for controlling timing and a driver IC, and scans the LCD panel in synchronism with horizontal and vertical synchronization signals.
- the driver IC latches a digital image signal in one horizontal period into a latch circuit based on a latch signal STB from the timing controller, and after converting the digital image signal into an analog signal in a D/A converter, outputs the analog signal to a driver element for driving each pixel of the LCD panel.
- digital image signal data of R, G, and B stored in a data register is transferred to and latched into the latch circuit at the rising edge of the latch signal STB, and then analog output is sent to and displayed on the LCD panel at the falling edge of STB.
- the timing controller and the driver IC properly operate whenever a stable signal is supplied from the PC or the like, whereas the timing controller cannot properly operate to drive the LCD panel when an unstable signal is supplied, as is often the case in channel tuning, VTR reproduction, etc.
- Such improper driving of the LCD panel results in that the screen becomes full white (in the case of a normally-white screen) or full black (in the case of a normally-black screen).
- the state where an unstable signal, in particular, a signal in which periods of horizontal and vertical synchronization signals are abnormal, is supplied, thereby causing a LCD panel to become full white or full black is specifically referred to as “burning” in the specification of this application.
- Such “burning” can be prevented by adding a circuit in which the periods of the horizontal and vertical synchronization signals to be supplied to the LCD controller are detected to correct a period which is found to be different from a normal period.
- Japanese Patent Laid-Open Publication No. Hei 10-49057 describes technology of masking new input of a vertical synchronization signal when a period of the vertical synchronization signal is shorter than a predetermined period, and further describes the following technique. If new input of the vertical synchronization signal is not supplied over a predetermined length of time after the last input of the vertical synchronization signal, a preliminary pulse is generated with the period equal to that of the vertical synchronization signal in the immediately preceding frame, and if the period between the preliminary pulse and new input of the vertical synchronization signal immediately subsequent to the preliminary pulse is shorter than a predetermined period, the new input of the vertical synchronization signal is masked.
- FIG. 9 shows a configuration of a vertical count-down circuit employing the above-described technology
- FIG. 10 shows a timing chart for the circuit.
- a signal including a period shorter than the normal period is input to an AND circuit 70 as a vertical synchronization signal.
- a counter 74 outputs a count value read at that time to a delay inverter 77 , and resets the count value to “0” to initiate count up operation.
- the delay inverter 77 changes the sign of the count value output from the counter 74 as well as delaying the count value by one frame, and then outputs resulting data to a counter 75 .
- the counter 75 initiates its count up operation taking the data output from the delay inverter 77 as an initial value.
- a window signal for noise removal to be output from the counter 74 to the AND circuit 70 is set to an “H” state.
- the counters 74 and 75 are reset in synchronism with falling of the pulse. If the period of the vertical synchronization signal is normal, the count value of the counter 74 reads “525” immediately before resetting.
- This value is output to the delay inverter 77 in which after delaying the count value by one frame, the sign of the value is reversed to read “ ⁇ 525”, and then supplied from the delay inverter 77 to the counter 75 .
- the counter 75 initiates its count up operation taking the value supplied from the delay inverter 77 as an initial value, and sets the output signal to be provided to the OR circuit 78 to an “L” state when the count value reaches “ ⁇ 2” or greater ( ⁇ 2, ⁇ 1). If the count value reaches “ ⁇ 1”, the output signal to be provided to the counter 76 is set to the “L” state and the count up operation is terminated.
- the counter 76 sets the output signal to the “H” state at the falling edge of the output signal from the counter 75 and initiates its count up operation from the initial value of “0”.
- the counter 76 sets the output signal to “L” and terminates the count up operation.
- the output signal from the OR circuit 78 is changed to the “L” state when the output from the counter 75 and the output from the counter 76 both become “L” state.
- the fourth pulse of the vertical synchronization signal is input. Because an interval between the third pulse and the fourth pulse is shorter than usual intervals, the fourth pulse will be input to the AND circuit 70 before the count value of the counter 74 reaches “480”.
- the fourth pulse is input when the output of the counter 74 is in the “L” state, which results in the fourth pulse being masked by the AND circuit 70 . Therefore, a signal corresponding to the fourth pulse would not be output from the OR circuit 78 .
- the counter 76 executes its count up operation after being reset by the third pulse of the vertical synchronization signal, and sets the output signal to the “L” state when the count value reaches “480”.
- the counter 75 counts up from “ ⁇ 525” which is the count value of the immediately preceding frame and imported into the counter 75 as the initial value, and sets the output to the OR circuit 78 to “L” state at a time of reading a value “ ⁇ 2”.
- the output of the counter 75 is in an “L” state, whereas the output of the counter 76 is in an “H” state (because the count value of the counter 76 is smaller than “480”), which brings about no change in the output signal of the OR circuit 78 (the “H” state is maintained).
- the output of the OR circuit 73 is turned to the “L” state because the output of the counter 74 is already in the “H” state. Consequently, the counters 74 and 75 are reset.
- the output of the OR circuit 78 is set to “L” state at the same timing of resetting the counter 75 (i.e. the fifth pulse is output).
- the present invention provides a liquid crystal display controller capable of properly driving an LCD panel by correcting a period of a synchronization signal.
- the liquid crystal display controller of this invention comprises an input section for inputting a synchronization signal and a synchronization pulse signal generator which judges whether or not a period of an input synchronization signal is within a range between predetermined minimum and maximum values, generates a synchronization pulse signal, when the period of the input synchronization signal is not within the range, at a time when the period falls within the range, then outputs the synchronization pulse signal as a substitute for the input synchronization signal, and further generates and outputs the synchronization pulse signal, when a period between generation of the synchronization pulse signal and new input of the synchronization signal is not within the range, at a time identical to or different from the time of initial generation.
- an alternative synchronization pulse is generated and output so as to make the period fall within the predetermined range. Further, an event of returning to the input synchronization signal is limited by a condition that the period from the synchronization pulse is within the predetermined range to prevent an abnormal period from occurring in the returning event.
- an alternative synchronization pulse is generated and output again at a time identical to or different from the time when the previous synchronization pulse was output as an alternative.
- the time for generating and outputting the synchronization pulse for example, it is possible to adopt the time of the minimum value Min which is a lower limit of the predetermined range and the time of the maximum value Max which is an upper limit of the predetermined range.
- the synchronization pulse signal generator generates and outputs the synchronization pulse signal, when the period of the input synchronization signal is not within the range, at a time when the period becomes the maximum value, and further generates and outputs the synchronization pulse signal again, when the period between the generated and output synchronization pulse signal and new input of the input synchronization signal is not within the range, at a time when the period becomes the maximum value.
- the synchronization pulse signal generator generates and outputs the synchronization pulse signal, when the period is smaller than the minimum value, thereby going out of the range, at a time when the period becomes the minimum value, or when the period of the input synchronization signal is greater than the maximum value, thereby going out of the range, at a time when the period becomes the maximum value, and further generates and outputs the synchronization pulse signal, when the period from generation and output of the synchronization pulse signal to new input of the input synchronization signal is not within the range, at a time when the period becomes the maximum value.
- the synchronization pulse signal generator when the number of times that the synchronizing pulse signal is successively generated and output at the time when the period between generation of the synchronization pulse signal and new input of the input synchronization signal becomes the maximum value reaches a predetermined value, the synchronization pulse signal generator generates and outputs the synchronization pulse signal after changing the time to the time when the period becomes the minimum value.
- the synchronization pulse signal generator generates and outputs the synchronization pulse signal, when the period of the input synchronization signal is smaller than the minimum value, thereby going out of the range, at the time when the period becomes the minimum value, or when the period of the input synchronization signal is greater than the maximum value, thereby going out of the range, at the time when the period becomes the maximum value, and further generates and outputs the synchronization pulse signal again, when the period between the generated and output synchronization pulse signal and new input of the input synchronization signal is smaller than the minimum value, thereby going out of the range, at the time when the period becomes the minimum value, or when the period between the generated and output synchronization pulse signal and new input of the input synchronization signal is greater than the maximum value, thereby going out of the range, at the time when the period becomes the maximum value.
- FIG. 1 shows a block diagram representing a configuration of a liquid crystal display controller
- FIG. 2 shows a flowchart for basic processing according to an embodiment
- FIG. 3 shows a detailed flowchart according to the embodiment
- FIG. 4 shows a timing chart (of part 1 ) according to the embodiment
- FIG. 5 shows an explanatory drawing for changing the time of outputting a synchronization pulse according to the embodiment
- FIG. 6 shows the timing chart (of part 2 ) according to the embodiment
- FIG. 7 shows another timing chart according to the embodiment
- FIG. 8 shows an overall configuration of a liquid crystal television
- FIG. 9 shows a circuit diagram according to a related art
- FIG. 10 shows a timing chart according to a related art.
- FIG. 1 shows a circuit configuration of a liquid crystal display controller 15 according to this embodiment.
- This circuit is disposed, in the entire structure of a liquid crystal television illustrated in FIG. 8 , between a scaler 14 and a panel module 16 , in other words, at a position subsequent to the scaler 14 .
- the liquid crystal display controller 15 comprises a counter 15 a , a comparator 15 b , a synchronization pulse (or free-running pulse) generator 15 c , a counter 15 d , and a selector 15 e.
- the counter 15 a receives horizontal and vertical synchronization signals from the previous configuration block and counts each period of the synchronization signals.
- the period of the horizontal synchronization signal corresponds to the number of horizontal pixels and the period of the vertical synchronization signal corresponds to the number of vertical lines.
- a count value in the counter 15 a is supplied to the comparator 15 b .
- the counter 15 a also counts a period from generation of a synchronization pulse in the synchronization pulse generator 15 c (which will be described later) to new input of a synchronization signal, and supplies a count value of the period to the comparator 15 b.
- the comparator 15 b judges whether or not the count value supplied from the counter 15 a , i.e. the period of the synchronization signal, lies within a predetermined range. More specifically, the period of the synchronization signal is compared with a predetermined minimum value Min to determine which is smaller, and compared with a predetermined maximum value Max to determine which is greater. The comparator 15 b outputs a switching signal to the selector 15 e based on results of comparing the period of the synchronization signal with the predetermined minimum value Min and the maximum value Max. Further, when the period of the synchronization signal is not within the predetermined range, i.e.
- the comparator 15 b when the period is smaller than the minimum value Min or greater than the maximum value Max, the comparator 15 b outputs a pulse generation signal to the synchronization pulse generator 15 c .
- the minimum value Min and the maximum value Max are specified according to a display resolution. For example, the minimum value Min may be set to 1050 and the maximum value Max may be set to 1800 for the horizontal synchronization signal, whereas the minimum value Min may be set to 780 and the maximum value Max may be set to 900 for the vertical synchronization signal.
- the synchronization pulse (or free-running pulse) generator 15 c receives the pulse generation signal from the comparator 15 b , the synchronization pulse (or free-running pulse) generator 15 c generates a synchronization pulse (or free-running pulse) and outputs the pulse to the selector 15 e .
- the term “free-running pulse” is selected taking into account that the pulse is generated (free-running) in the controller 15 independently of the original synchronization signal.
- the counter 15 d is successively incremented.
- the synchronization pulse generator 15 c resets the count value of the counter 15 a concurrently with generation of the synchronization pulse to allow the counter 15 c to count a period from generation of the synchronization pulse to new input of a synchronization signal.
- Another counter independent of the counter 15 a may be installed to count the period from generation of the synchronization pulse to new input of the synchronization signal. The count value is supplied to the comparator 15 b.
- the counter 15 d counts the number of times that the synchronization pulse generator 15 c generates a synchronization pulse. If the number of times of generating a synchronization pulse successively reaches a predetermined value, threshold values used for the comparison of magnitude executed by the comparator 15 b are changed. For example, if the period from generation of the synchronize pulse to new input of the synchronization signal is not within a predetermined range, the comparator 15 b , which usually causes the synchronization pulse generator 15 c to output the synchronization pulse at the time when the period becomes the maximum value Max, changes the time of output from the maximum value Max to the minimum value Min.
- the selector 15 e receives the synchronization signal (the original synchronization signal) and the synchronization pulse from the synchronization pulse generator 15 c , and selectively outputs either the signal or the pulse according to the switching signal from the comparator 15 b .
- the selector 15 e selects and outputs the synchronization signal (the original synchronization signal), whereas when the period of the synchronization signal is not within the predetermined range and when the period from generation of the synchronization pulse to next input of the synchronization signal is not within the predetermined range, the selector 15 e selects and outputs the synchronization pulse (or the free-running pulse).
- the synchronization pulse generator 15 c does not generate the synchronization pulse and the selector 15 e always selects and outputs the synchronization signal. Accordingly, the input synchronization signal with its original waveform is output as it is from the controller 15 .
- a synchronization signal having an unusual period in other words a synchronization signal whose period is out of the predetermined range
- the synchronization pulse generator 15 c is activated to generate a synchronization pulse and the selector 15 e outputs the generated synchronization pulse as a substitute for the synchronization signal.
- Output of the generated synchronization pulse is successively repeated until the period between the generated synchronization pulse and the input synchronization signal falls within the predetermined range. Therefore, a synchronization signal having the period within the predetermined range is always output from the selector 15 c and supplied to the subsequent panel module 16 .
- FIG. 2 shows a flowchart for basic operation of the controller 15 .
- the comparator 15 b it is judged in the comparator 15 b whether or not the period of the synchronization signal is within the predetermined range, i.e. whether or not the period is greater than or equal to the minimum value Min and smaller than or equal to the maximum value Max (S 101 ).
- the synchronization signal having been input is output without change (S 106 ).
- the synchronization pulse generator 15 c when the period of the synchronization signal is not within the range, i.e. the period is smaller than the minimum value Min or greater than the maximum value Max, the synchronization pulse generator 15 c generates and outputs the synchronization pulse (or free-running pulse) (S 102 ). Subsequent to generation and output of the synchronization pulse, it is judged whether or not it is possible to return to the input synchronization signal (the original synchronization signal) (S 103 ). This judgment is made based on whether or not the period between the synchronization pulse and new input of the synchronization signal is within the predetermined range.
- the period When the period is within the range, it is judged to be possible to return, so that the synchronization signal having been input is output without change (S 106 ).
- the period When the period is not within the range, it is judged to be impossible to return, so that output of the synchronization pulse is continued at a predetermined time.
- This time is the time when the period falls within the predetermined range, in other words, the time when the period lies somewhere between the minimum value Min and the maximum value Max.
- One example is the time when the period becomes the maximum value Max. In this case, the synchronization pulse is output so as to make the period equal to the maximum value Max.
- the synchronization pulse when it is not possible to return to the input synchronization signal, it is further judged whether or not output of the synchronization pulse is successively repeated a predetermined number of times (S 104 ). If the synchronization pulse is not output the predetermined number of times, output of the synchronization pulse is repeated at the same time, i.e. at the time when the period becomes the maximum value Max.
- the synchronization pulse is generated and output at the changed time (S 105 ).
- the time is changed for the purpose of preventing return to the input synchronization signal being retarded by continuing generation of the synchronization pulse at the same time. More specifically, even if the period of the input synchronization signal recovers to the normal period, the synchronization pulse is continuously output unless the period between the synchronization pulse and the input synchronization signal is not within the predetermined range. As a result, the input synchronization signal is continuously blocked. In order to prevent such continuation of blocking of the input synchronization signal, the time is changed.
- the time of outputting the synchronization pulse (or free-running pulse) when the period is not within the range two different times are considered. That is, one is the time of initially outputting the synchronization pulse as a substitute for the input synchronization signal and the other is the time of continuously outputting the synchronization pulse because it is impossible to return from the synchronization pulse to the input synchronization signal. Both of the times may be specified to the same point in time or may be specified to different points in time. As the former example, output is always executed at the time when the period becomes the Max value.
- the time of initially outputting the synchronization pulse as a substitute for the input synchronization signal is specified to either a point in time when the period becomes the Min value or a point in time when the period becomes the Max value according to the length of the period, whereas the time of continuously outputting the synchronization pulse because it is impossible to return from the synchronization pulse to the input synchronization signal is always specified to the point in time when the period becomes the Max value.
- the time specified to either the point in time when the period becomes the Min value or the point in time when the period becomes the Max value according to the length of the period is, more specifically, implemented in such a manner that the synchronization pulse is output at the time when the period become the Min value in a case where the period is shorter than the value Mix, or the synchronization pulse is output at the time when the period becomes the Max value in a case where the period is longer than the value Max.
- FIG. 3 shows a detailed flowchart for operation of the controller 15 according to this embodiment. This operation is executed adopting, as the time of initially outputting the synchronization pulse as a substitute for the input synchronization signal, the time toggled between the Min value and the Max value according to the length of the period, and adopting, as the time of outputting the synchronization pulse in succession because of impossibility of recovery from the synchronization pulse to the input synchronization signal, the time when the period always becomes the Max value.
- the synchronization signal is input into the controller 15 (S 201 ). Then, the counter 15 a provided in the controller 15 counts the period of the synchronization signal. In other words, the number of vertical lines CntLine 1 and the number of horizontal pixels CntDot 1 are detected (S 202 ).
- the comparator 15 b After detecting the period, i.e. the numbers of the horizontal pixels and the vertical lines, the comparator 15 b compares magnitudes between the count value and the minimum value Min (S 203 ). As described above, the minimum value Min for the number of the horizontal pixels is 1050, for example, and the minimum value Min for the number of vertical lines is 780, for example. When the count value is equal to or greater than the minimum value Min, the comparator 15 b subsequently compares magnitudes between the count value and the maximum value Max (S 204 ). The maximum value for the number of horizontal pixels is 1800, for example, and the maximum value Max for the number of vertical lines is 900, for example.
- step S 203 If, as a result of the comparison in the comparator 15 b , the count value is found to be within the range between the minimum value Min and the maximum value Max, “NO” is determined in both step S 203 and step S 204 , and as a result the input synchronization signal is output without change (S 205 ). Subsequently, the period of the synchronization signal is counted again and compared in the comparator 15 b.
- the synchronization pulse generator 15 c when the count value is judged as being smaller than the minimum value Min in step S 203 , the synchronization pulse generator 15 c generates the synchronization pulse (or the free-running pulse) at the time when the period becomes the minimum value Min (S 206 ).
- the synchronization pulse generator 15 c when the count value is judged as being greater than the maximum value Max in step S 204 , the synchronization pulse generator 15 c generates the synchronization pulse (or the free-running pulse) at the time when the period becomes the maximum value Max (S 207 ).
- the synchronization pulse After generating the synchronization pulse according to the magnitude of the period, the synchronization pulse is output by the selector 15 e (S 208 ).
- the counter 15 a resumes its count operation to count the period until a new synchronization signal is input.
- the count value obtained at this time is taken as the number of vertical lines CntLine 2 and the number of horizontal pixels CntDot 2 (S 209 ).
- the comparator 15 b compares magnitudes between the count value and the minimum Min or the maximum value Max again. More specifically, the count value is first compared with the minimum value Min (S 210 ), and then compared with the maximum value Max if the count value is equal to or greater than the minimum value Min (S 211 ). When “NO” is determined in both step S 210 and step S 211 , i.e.
- the period from output of the synchronization pulse to next input of the synchronization signal is within the range between the minimum value Min and the maximum value Max, it is possible to return to the synchronization signal. Therefore, generation and output of a synchronization pulse in the synchronization pulse generator 15 c is terminated (which is refereed to as an off state of free-running mode) (S 212 ), and the selector 15 e outputs the synchronization signal having been input (S 213 ).
- step S 210 or step S 211 i.e. the period from output of the synchronization pulse to next input of the synchronization signal is smaller than the minimum value Min or greater than the maximum value Max
- returning to the synchronization signal causes the period to go out of the predetermined range, which might introduce burning of the LCD panel. Therefore, the free-running mode is maintained.
- the synchronization pulse generator 15 c continues generation of the synchronization pulse and the selector 15 e outputs the synchronization pulse.
- the synchronization pulse generator 15 b generates and outputs the synchronization pulse at the timing that the period always becomes the Max value regardless of the magnitude of the period (S 214 ).
- the number of times that the synchronization pulse is generated and output by the synchronization pulse generator 15 c is counted by the counter 15 d .
- the number of times reaches three, more specifically, when a state in which the count value CntLine 1 or CntDot 1 of the input synchronization signal is substantially equal to the Max value occurs in three successive fields, the timing of generation and output of the synchronization pulse in free-running mode is changed from the timing of the Max value to the timing of the Min value (S 216 ).
- the period from generation of the synchronization pulse to the next input of the synchronization signal is kept constant and remains out of the predetermined range even though the input synchronization signal has the normal period, which develops a situation where the free-running mode is maintained with the result that returning to the synchronization signal is disabled.
- the period between the synchronization pulse and next input of the synchronization signal is changed so as to be within the predetermined range. In this manner, returning to the synchronization signal is facilitated.
- the period is counted (S 209 ). Then, when the period is judged to be within the predetermined range (NO is determined in steps S 201 and S 11 ), the free-running mode is turned Off (S 212 ) to return to the synchronization signal (S 213 ).
- FIG. 4 shows a timing chart for the synchronization signal to be output according to the above-described process.
- a timing chart for the input synchronization signal is shown along with a timing chart for the output synchronization signal to be output in response to the input synchronization signal.
- the controller 15 outputs the input synchronization signal without change.
- the synchronization signal to be output from the controller 15 without being processed is indicated with “OK”.
- an input synchronization signal 100 having a period smaller than the minimum value Min is indicated with “NG” representing an out-of-range state.
- Such an irregular period could be introduced by channel tuning, rewinding or fast forwarding of a VTR, etc.
- the controller 15 outputs the synchronization pulse generated by the synchronization pulse generator 15 c provided in the controller 15 as a substitute for the input synchronization signal 100 .
- Output of the synchronization pulse is executed at the time when the period becomes the minimum value Min. In the figure, the output is indicated as a synchronization pulse 200 .
- a new synchronization signal 102 is input.
- the controller 15 maintains the free-running mode to output the synchronization pulse generated by the synchronization pulse generator 15 c in the controller 15 .
- This synchronization pulse is indicated as a synchronization pulse 202 in FIG. 4 , and output of the synchronization pulse 202 is executed at the time when the period from the synchronization pulse 200 becomes the maximum value Max.
- a new synchronization signal 104 is input. Because the period between the synchronization pulse 202 and the input synchronization signal 104 lies between the minimum value Min and the maximum value Max, the synchronization signal 104 is judged as “OK”. According to this judgment, the controller 15 turns the free-running mode off and outputs the input synchronization signal 104 without change. In this manner, the synchronization signal is finally output.
- This synchronization signal to be output has a normal period within the range between the minimum value Min and the maximum value Max.
- the free-running mode is turned off to return to the input synchronization signal.
- the period from output of the synchronization pulse 202 remains out of the range, which results in the fact that the synchronization pulse generator 15 c will generate and output another synchronization pulse. If the free-running mode is successively repeated the predetermined number of times, the timing of outputting the synchronization pulse is changed from the Max value to the Min value in an attempt to recover from the free-running mode.
- FIG. 5 schematically shows shifting of output timing of a synchronization pulse.
- the free-running mode is turned on, and the synchronization pulse is output at the time when the period becomes the minimum value Min.
- the synchronization pulse is sequentially output from the synchronization pulse generator 15 c at the time when the period becomes the maximum value Max. If the output at that time is successively repeated three times (in three fields), the timing of outputting the synchronization pulse is changed from the Max value to the Min value.
- the change from the Max value to the Min value is executed according to a shifting signal from the counter 15 d as shown in FIG. 1 .
- the period between the synchronization pulse and the input synchronization signal is changed so that rapid recovery to the input synchronization signal is attempted. More specifically, even though the period of the input synchronization signal itself is normal, by fixing the timing of outputting the synchronization pulse, the period between the synchronization pulse and the input synchronization signal is also fixed, which results in the period always remaining out of the range. If the output timing of the synchronization pulse is changed to the Min value, the period between the synchronization pulse and the input synchronization signal is changed (increased), which results in the period falling within the range and thereby an attempt to recover to the input synchronization signal is made.
- FIG. 6 shows a timing chart in a case where the period of the input synchronization signal exceeds the maximum value Max.
- the synchronization pulse generator 15 c inside the controller 15 When the period of the input synchronization signal exceeds the maximum value Max, i.e. when a synchronization signal is not input at the maximum value Max, the synchronization pulse generator 15 c inside the controller 15 generates and outputs the synchronization pulse 200 at the time when the period becomes the maximum value Max.
- the free-running mode is turned off to return to the input synchronization signal if the period between the synchronization pulse 200 and the input synchronization signal is within the range, similarly to the example of FIG. 4 , whereas the synchronization pulse 202 is output if the period between the synchronization pulse 200 and the input synchronization signal is out of the range.
- the input synchronization signal is output without being processed when the period of the input synchronization signal, i.e. the number of horizontal pixels and the number of vertical lines are within the range between the predetermined Min and Max values.
- a synchronization pulse is generated in the controller 15 to maintain the input synchronization signal within the predetermined range.
- the period is adjusted to be within the range also at the time of returning to the input synchronization signal. In this manner, burning of the LCD panel can be prevented.
- the synchronization pulse is output at the timing of the Min value when the period of the input synchronization signal is smaller than the Min value, or the synchronization pulse is output at the timing of the Max value when the period of the input synchronization signal is larger than the Max value, and then the free-running mode is initiated. Further, the synchronization pulse is output at the timing of the Max value when the free-running mode is activated.
- the synchronization pulse may be output, for example, always at the timing of the Max value when the period of the input synchronization signal is out of the range and output at the timing of the Max value also in the free-running mode.
- FIG. 7 shows a timing chart for the synchronization signal in the above case.
- the synchronization pulse generator 15 c provided inside the controller 15 generates and outputs the synchronization pulse 200 at the time when the period becomes the Max value.
- the synchronization pulse generator 15 c outputs the synchronization pulse 202 at the time when the period becomes the Max value, and then tries to recover the input synchronization signal by shifting the output timing to the timing of the Min value.
- the synchronization pulse may be generated and output at the time when the period becomes the Min value even in the free-running mode if the period goes out of range because the period between the synchronization pulse and the input synchronization signal is smaller than the Min value, and generated at the time when the period becomes the Max value if the period goes out of range because the period exceeds the maximum value Max.
- operation proceeds to step S 215 .
- the synchronization pulse is generated and output at the time when the period becomes the Min value when the period of the input synchronization signal is smaller than the Min value.
- the synchronization pulse may be generated and output at a time midway between the Min value and the Max value, or may be generated and output at an arbitrary time between the Min and Max values when the period of the input synchronization signal is smaller than the Min value. The same can be applied to generation and output in the free-running mode.
- This embodiment may be applied to at least either of the horizontal synchronization signal and the vertical synchronization signal. More specifically, the circuit illustrated in FIG. 1 may be applied only to a horizontal synchronization signal system, or may be applied only to a vertical synchronization signal system. Alternatively, the circuit may be applied to both of the horizontal and vertical synchronization signal systems.
Abstract
Description
Claims (17)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003313637A JP4508583B2 (en) | 2003-09-05 | 2003-09-05 | Liquid crystal display controller |
JP2003-313637 | 2003-09-05 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050052397A1 US20050052397A1 (en) | 2005-03-10 |
US7312793B2 true US7312793B2 (en) | 2007-12-25 |
Family
ID=34225143
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/933,781 Active 2026-06-22 US7312793B2 (en) | 2003-09-05 | 2004-09-03 | Liquid crystal display controller |
Country Status (5)
Country | Link |
---|---|
US (1) | US7312793B2 (en) |
JP (1) | JP4508583B2 (en) |
KR (1) | KR100637821B1 (en) |
CN (1) | CN100336378C (en) |
TW (1) | TWI247534B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060092100A1 (en) * | 2004-11-04 | 2006-05-04 | Realtek Semiconductor Corporation | Display controlling device and controlling method |
US20070008264A1 (en) * | 2005-07-06 | 2007-01-11 | Nec Viewtechnology, Ltd. | Display panel driver and display panel driving method |
US20140219413A1 (en) * | 2013-02-06 | 2014-08-07 | Lorenz WALLNER | Method and Evaluation Device for Checking Plausibility of an Incremental Counter |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4672323B2 (en) * | 2004-09-30 | 2011-04-20 | 東芝モバイルディスプレイ株式会社 | Flat panel display |
CA2954888C (en) * | 2005-06-24 | 2019-06-04 | Catalogic Software, Inc. | System and method for high performance enterprise data protection |
US9378099B2 (en) | 2005-06-24 | 2016-06-28 | Catalogic Software, Inc. | Instant data center recovery |
JP4894183B2 (en) * | 2005-07-25 | 2012-03-14 | 三菱電機株式会社 | Noise removal circuit, matrix display device using the same, and resolution discrimination circuit |
US20070040789A1 (en) * | 2005-08-17 | 2007-02-22 | Samsung Electronics Co., Ltd. | Protection device for gate integrated circuit, gate driver, liquid crystal display including the same and method of protecting a gate IC in a display |
JP5020754B2 (en) * | 2007-09-19 | 2012-09-05 | キヤノン株式会社 | Video processing apparatus and control method thereof |
CN101499256B (en) * | 2008-02-03 | 2013-02-06 | 深圳艾科创新微电子有限公司 | Synchronous signal tracing method and system |
JP4956483B2 (en) * | 2008-05-19 | 2012-06-20 | 株式会社東芝 | Sync signal control circuit |
KR101418017B1 (en) | 2008-06-27 | 2014-07-09 | 삼성전자주식회사 | LCD panel driver with self masking function using power on reset signal and driving method thereof |
JP4675992B2 (en) * | 2008-08-20 | 2011-04-27 | 株式会社東芝 | Synchronous signal generator for video signal |
JP5338478B2 (en) * | 2009-05-25 | 2013-11-13 | ソニー株式会社 | Reception device, shutter glasses, and transmission / reception system |
JP4729124B2 (en) * | 2010-07-12 | 2011-07-20 | Necディスプレイソリューションズ株式会社 | Display panel driving apparatus and display panel driving method |
JP2012037594A (en) * | 2010-08-04 | 2012-02-23 | Seiko Epson Corp | Image processing device, image display device and image processing method |
KR101814799B1 (en) * | 2011-02-07 | 2018-01-04 | 매그나칩 반도체 유한회사 | Source driver, controller and method for driving source driver |
KR102000040B1 (en) * | 2011-12-01 | 2019-07-16 | 엘지디스플레이 주식회사 | Circuit for synchronizing input and output synchronization signals, backlight driver and liquid crystal display device using the same |
CN102447940B (en) * | 2011-12-19 | 2013-11-06 | 四川长虹电器股份有限公司 | System and method for realizing 3D (three-dimensional) synchronous signal time sequence and code control based on PWM (Pulse Width Modulation) |
JP6772914B2 (en) * | 2017-03-16 | 2020-10-21 | セイコーエプソン株式会社 | Image processing device, display device and image processing method |
TWI619106B (en) * | 2017-08-30 | 2018-03-21 | 友達光電股份有限公司 | Power voltage synchronization circuit and display apparatus |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4769704A (en) * | 1985-06-04 | 1988-09-06 | Matsushita Electric Industrial Co., Ltd. | Synchronization signal generator |
US5418573A (en) * | 1993-07-22 | 1995-05-23 | Philips Electronics North America Corporation | Apparatus and method for producing periodic synchronization references forming a synchronization signal |
US5671214A (en) * | 1992-06-02 | 1997-09-23 | Nec Corporation | System for processing synchronization signals with phase synchronization in a mobile communication network |
JPH1049057A (en) | 1996-08-06 | 1998-02-20 | Sony Corp | Liquid crystal display and method of liquid crystal display |
US6049358A (en) * | 1996-07-05 | 2000-04-11 | Samsung Electronics Co., Ltd. | Counter control circuit for controlling counter having a pulse period measuring function |
US6215467B1 (en) * | 1995-04-27 | 2001-04-10 | Canon Kabushiki Kaisha | Display control apparatus and method and display apparatus |
US20030117390A1 (en) * | 2001-12-25 | 2003-06-26 | Nec-Mitsubishi Electric Visual Systems Corporation | Multi-sync display apparatus |
US6907472B2 (en) * | 2001-03-30 | 2005-06-14 | Yitran Communications Ltd. | Distributed synchronization mechanism for shared communications media based networks |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW475079B (en) * | 1994-05-24 | 2002-02-01 | Semiconductor Energy Lab | Liquid crystal display device |
JPH1165530A (en) * | 1997-08-15 | 1999-03-09 | Sony Corp | Liquid crystal display device |
JP2000122621A (en) * | 1998-10-15 | 2000-04-28 | Harness Syst Tech Res Ltd | Display device |
KR100365497B1 (en) * | 2000-12-15 | 2002-12-18 | 엘지.필립스 엘시디 주식회사 | Liquid Crystal Display and Driving Method Thereof |
JP2003015579A (en) * | 2001-07-03 | 2003-01-17 | Pioneer Electronic Corp | Display position control device |
-
2003
- 2003-09-05 JP JP2003313637A patent/JP4508583B2/en not_active Expired - Fee Related
-
2004
- 2004-08-17 CN CNB200410057533XA patent/CN100336378C/en not_active Expired - Fee Related
- 2004-09-01 TW TW093126444A patent/TWI247534B/en not_active IP Right Cessation
- 2004-09-03 US US10/933,781 patent/US7312793B2/en active Active
- 2004-09-06 KR KR1020040070884A patent/KR100637821B1/en not_active IP Right Cessation
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4769704A (en) * | 1985-06-04 | 1988-09-06 | Matsushita Electric Industrial Co., Ltd. | Synchronization signal generator |
US5671214A (en) * | 1992-06-02 | 1997-09-23 | Nec Corporation | System for processing synchronization signals with phase synchronization in a mobile communication network |
US5418573A (en) * | 1993-07-22 | 1995-05-23 | Philips Electronics North America Corporation | Apparatus and method for producing periodic synchronization references forming a synchronization signal |
US6215467B1 (en) * | 1995-04-27 | 2001-04-10 | Canon Kabushiki Kaisha | Display control apparatus and method and display apparatus |
US6049358A (en) * | 1996-07-05 | 2000-04-11 | Samsung Electronics Co., Ltd. | Counter control circuit for controlling counter having a pulse period measuring function |
JPH1049057A (en) | 1996-08-06 | 1998-02-20 | Sony Corp | Liquid crystal display and method of liquid crystal display |
US6907472B2 (en) * | 2001-03-30 | 2005-06-14 | Yitran Communications Ltd. | Distributed synchronization mechanism for shared communications media based networks |
US20030117390A1 (en) * | 2001-12-25 | 2003-06-26 | Nec-Mitsubishi Electric Visual Systems Corporation | Multi-sync display apparatus |
Non-Patent Citations (1)
Title |
---|
English Patent Abstract of 10-49057 from esp@cenet, published Feb. 20, 1998. |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060092100A1 (en) * | 2004-11-04 | 2006-05-04 | Realtek Semiconductor Corporation | Display controlling device and controlling method |
US20070008264A1 (en) * | 2005-07-06 | 2007-01-11 | Nec Viewtechnology, Ltd. | Display panel driver and display panel driving method |
US7834866B2 (en) | 2005-07-06 | 2010-11-16 | Nec Viewtechnology, Ltd. | Display panel driver and display panel driving method |
US20140219413A1 (en) * | 2013-02-06 | 2014-08-07 | Lorenz WALLNER | Method and Evaluation Device for Checking Plausibility of an Incremental Counter |
US9103883B2 (en) * | 2013-02-06 | 2015-08-11 | Siemens Aktiengesellschaft | Method and evaluation device for checking plausibility of an incremental counter |
Also Published As
Publication number | Publication date |
---|---|
KR20050025098A (en) | 2005-03-11 |
TWI247534B (en) | 2006-01-11 |
CN100336378C (en) | 2007-09-05 |
JP4508583B2 (en) | 2010-07-21 |
KR100637821B1 (en) | 2006-10-25 |
JP2005086302A (en) | 2005-03-31 |
US20050052397A1 (en) | 2005-03-10 |
CN1592355A (en) | 2005-03-09 |
TW200511836A (en) | 2005-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7312793B2 (en) | Liquid crystal display controller | |
KR100497725B1 (en) | Apparatus and method for processing signal for display | |
JP2003167545A (en) | Method for detecting abnormality of image display signal, and image display device | |
US5394171A (en) | Synchronizing signal front end processor for video monitor | |
EP1763255A1 (en) | Projection type display device and method for controlling the same | |
US20070146485A1 (en) | Video display apparatus and video display method | |
US20110102395A1 (en) | Method and system of controlling halt and resume of scanning an lcd | |
US8134641B2 (en) | Method and apparatus for processing video signal | |
US7283174B2 (en) | Video signal processing apparatus, video signal processing method and video source determining method | |
US6593918B2 (en) | Matrix-type panel driving circuit and method and liquid crystal display device | |
CN109618074B (en) | Robustness design method for nonstandard input vesa time sequence | |
US20060197758A1 (en) | Synchronization control apparatus and method | |
US8228322B2 (en) | Method and system of controlling halt and resume of scanning an LCD | |
JP4515607B2 (en) | Memory management method and buffering system in progressive scan video signal processing of digital TV receiver | |
KR100620519B1 (en) | Method and apparatus for compensating for interlace type video signal | |
JP2000206951A (en) | Scan converter and scan conversion method | |
JP2002278493A (en) | Image display device | |
JP3091293B2 (en) | Video playback speed converter | |
JP2001083927A (en) | Display device and its driving method | |
US7705917B2 (en) | Method and circuit for extracting synchronization signals in a video signal | |
JP3814955B2 (en) | Synchronization signal generating circuit for television receiver and television receiver | |
JP4035937B2 (en) | Display drive device | |
KR100866571B1 (en) | Apparatus and method for correcting a synchronous signal | |
US6195130B1 (en) | Vertical timing signal generating circuit | |
US7817902B2 (en) | Apparatus and method of generating video-reproducing clock signal from 480p signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANYO ELECTRIC CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHIDA, KAZUNORI;REEL/FRAME:015770/0606 Effective date: 20040713 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:026594/0385 Effective date: 20110101 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANYO ELECTRIC CO., LTD;REEL/FRAME:032836/0342 Effective date: 20110101 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |