KR910003465Y1 - A black-level stabilization apparatus for tv - Google Patents
A black-level stabilization apparatus for tv Download PDFInfo
- Publication number
- KR910003465Y1 KR910003465Y1 KR2019850013071U KR850013071U KR910003465Y1 KR 910003465 Y1 KR910003465 Y1 KR 910003465Y1 KR 2019850013071 U KR2019850013071 U KR 2019850013071U KR 850013071 U KR850013071 U KR 850013071U KR 910003465 Y1 KR910003465 Y1 KR 910003465Y1
- Authority
- KR
- South Korea
- Prior art keywords
- black level
- level stabilization
- circuit
- pulse
- signal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/16—Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level
- H04N5/18—Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level by means of "clamp" circuit operated by switching circuit
- H04N5/185—Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level by means of "clamp" circuit operated by switching circuit for the black level
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F38/00—Adaptations of transformers or inductances for specific applications or functions
- H01F38/42—Flyback transformers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/08—Separation of synchronising signals from picture signals
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Picture Signal Circuits (AREA)
Abstract
내용 없음.No content.
Description
제 1 도는 본 고안 장치의 회로도.1 is a circuit diagram of the device of the present invention.
제 2 도는 제 1 도의 각 부분 파형도.2 is a partial waveform diagram of FIG.
제 3 도는 종래 장치의 개략 구성도.3 is a schematic configuration diagram of a conventional apparatus.
본 고안은 텔레비젼 수상기나 모니터등의 기기에 컴퓨터에서 재생된 색신호(R, G, B)의 직류 흑레벨을 안정화시키기 위한 직류 흑레벨 안정화 장치에 관한 것으로서, 특히 복합 영상 신호가 인가되지 않더라도 직류 흑레벨을 안정화 시킬 수 있는 직류 흑레벨 안정화 장치에 관한 것이다.The present invention relates to a DC black level stabilization device for stabilizing the DC black level of the color signal (R, G, B) reproduced by a computer to a device such as a television receiver, a monitor, and the like, especially if a composite video signal is not applied. It relates to a DC black level stabilization device that can stabilize the level.
종래의 TV 수상기에서의 직류 흑레벨 안정화 장치의 구성은 제 3 도와 같이 구성되어 수평동기신호를 포함한 TV 복합 영상신호를 공지의 동기 분리회로(11)에 입력시켜 수평동기신호를 검출하여 공지의 지연회로(12)에서 소정시간동안 지연시킨다. 지연회로(12)에서는 수평동기신호가 백포치(Back Porch)기간 즉 칼라 버스트 신호가 있는 기간에 펄스가 생기도록 지연시키면 클램프 펄스가 얻어진다.The DC black level stabilization device in the conventional TV receiver is configured as shown in FIG. 3, and the TV composite video signal including the horizontal synchronization signal is input to a known synchronization separating circuit 11 to detect the horizontal synchronization signal, thereby providing a known delay. The circuit 12 delays for a predetermined time. In the delay circuit 12, a clamp pulse is obtained when the horizontal synchronization signal is delayed so that a pulse is generated in a back porch period, that is, a period in which a color burst signal is present.
이러한 클램프 펄스를 공지의 흑레벨 안정화 회로(13)에 인가하여 클램프 펄스가 인가될때마다 컴퓨터의 색출력 신호의 흑레벨을 안정화시킨다. 그러나 이러한 종래 장치로서는 복합영상 신호가 없을때에는 클램프 펄스를 발생시킬 수 없어 다른 TV 또는 모니타에서 복합 영상 신호를 인가시켜야만 한다는 문제점이 있다.This clamp pulse is applied to the known black level stabilization circuit 13 to stabilize the black level of the color output signal of the computer every time the clamp pulse is applied. However, such a conventional device has a problem in that when there is no composite video signal, a clamp pulse cannot be generated and a composite video signal must be applied from another TV or monitor.
본 고안은 이러한 종래의 문제점을 없이하도록 복합영상신호가 없는 경우 플라이백 트랜스에서 발생하는 플라이벡 펄스를 이용하여 수평 귀선 펄스를 흑레벨 안정화 회로에 입력시켜 복합영상신호가 없더라도 직류 흑레벨을 안정화시키도록 한 직류 흑레벨 안정화 장치를 제공하는 것을 목적으로 하며 첨부된 도면을 참조하여 본 고안 구성, 작용 효과를 설명하면 다음과 같다.In order to eliminate such a conventional problem, the present invention inputs a horizontal retrace pulse to a black level stabilization circuit using a flyback pulse generated from a flyback transformer to stabilize a DC black level even if there is no composite video signal. It is an object of the present invention to provide a DC black level stabilization device, and the present invention will be described with reference to the accompanying drawings.
제 1 도 및 제 2 도를 참조하면 본 고안의 구성은, 플라이백 트랜스(1)에서의 플라이백 펄스 출력을 정형회로(2)를 통하여 저항(R1, R2)및 트랜지스터(Q1, Q2)의 차동증폭기(가)의 일측입력에 인가하되, 차동증폭기(가)의 타측 입력에는 지연회로(3)의 클램프 펄스를 연결하고, 차동증폭기(가)의 출력을 트랜지스터(Q3, Q4)의 전류 밀러 장치(나)를 통하여 흑레벨 안정화 회로(다)에 연결하여된 구성으로서 이러한 본 고안의 작용 효과는 제 2a 도와 같은 복합 영상 신호가 있는 경우에는 동기 분리회로(4)에서 제 2b 도와 같은 수평동기신호를 분리하여 지연회로(3)에 인가하여 제 2c 도와 같은 클램프 펄스를 얻는다.Referring to FIGS. 1 and 2, the structure of the present invention includes the resistors R 1 , R 2 and transistors Q 1 , through which the flyback pulse output from the flyback transformer 1 is output through the shaping circuit 2. Q 2 ) is applied to one input of the differential amplifier (A), but the clamp pulse of the delay circuit (3) is connected to the other input of the differential amplifier (A), and the output of the differential amplifier (A) is connected to the transistor (Q 3 ,). Q 4 ) is connected to the black level stabilization circuit (c) through the current mirror device (b) of the present invention. The effect of this invention is that in the case of the composite video signal as shown in FIG. A horizontal synchronous signal equal to 2b is separated and applied to the delay circuit 3 to obtain a clamp pulse equal to 2c.
이러한 클램프 펄스는 차등증폭시(가)의 타측 입력에 인가되어 차동증폭기(가)의 출력으로 나타나서 밀러장치(나)를 통하여 공지의 흑레벨 안정화 회로(다)에 인가된다. 따라서 복합영상신호가 있는 경우에는 플라이백 트랜스(1)에서의 제 2d 도와 같은 플라이백 펄스신호를 정형하여된 제 2e 도와 같은 수평귀선펄스 신호가 항상 존재하므로 트랜지스터(Q1, Q2)가 온되면 전원(Vcc)과 연결된 트랜지스터(Q4)에 전류가 흐르게 되고 저항(R3, R4)에 의하여 나타난 전압강하가 트랜지스터(Q3)에도 전류가 흐르게 하므로 공지의 직류 흑레벨 안정화회로(다)에 펄스 전류가 흐르게 되어 컴퓨터 등에서 입력된 RGB 신호의 직류 흑레벨이 안정화되는 것이다.This clamp pulse is applied to the other input of the differential amplifier (A) and appears as the output of the differential amplifier (A) and is applied to the known black level stabilization circuit (C) through the mirror device (B). Therefore, when there is a composite video signal, the transistors Q 1 and Q 2 are turned on because there is always a horizontal retrace pulse signal equal to the 2e degree formed by shaping the flyback pulse signal equal to the 2d degree in the flyback transformer 1. When the current flows through the transistor Q 4 connected to the power supply Vcc, the voltage drop represented by the resistors R3 and R4 causes the current to flow through the transistor Q 3 . The pulse current flows to stabilize the DC black level of the RGB signal input from the computer or the like.
여기에서 플라이백 펄스신호를 정형하는 것은 공지의 기술이므로 그 설명은 생략한다.The shaping of the flyback pulse signal here is a well-known technique, and a description thereof will be omitted.
또한 복합영상신호가 없는 경우에는 플라이백 트랜스(1)에서의 플라이백 펄스 출력을 정형회로(2)를 통하여 발생된 수평귀선펄스 신호가 트랜지스터(Q1)의 베이스에 인가되므로 트랜지스터(Q1)가 온되어 저항(R3)에서 전압강하분이 발생하여 트랜지스터(Q4)에 전류가 흐르게되고 저항(R3, R4)에서 나타난 전압강하가 트랜지스터(Q3)에도 전류가 흐르게 하므로 공지의 직류 흑레벨 안정화 회로(다)에 펄스 전류가 흐르게되어 컴퓨터 등에서 입력된 RGB 신호의 직류 흑레벨이 안정화되는 것이다.In addition, when there is no composite video signal, since the flyback pulse output from the flyback transformer 1 is applied to the base of the transistor Q 1 , the horizontal retrace pulse signal generated through the shaping circuit 2 is applied to the transistor Q 1 . is the on-resistance (R 3) from the voltage drop minutes resulting from the current in the transistor (Q 4) to flow and the resistance (R 3, R 4) voltage drop of the current in the transistor (Q 3) to flow shown in it a known direct current A pulse current flows through the black level stabilization circuit (C) to stabilize the DC black level of the RGB signal input from a computer or the like.
즉, TV 복합 영상신호가 있는 경우에는 수평귀선펄스 신호와 클램프 펄스신호가 동시에 차동증폭기(가)에 입력되어 그 출력으로서 전류밀러장치(나)를 구동시켜서, 흑레벨 안정화 회로(다)를 구동시키는 것이고 복합영상신호가 없는 경우에는 수평귀선 펄스만을 이용하여 차동증폭기(가)의 트랜지스터(Q1)를 작동시켜 직류 흑레벨 안정화 회로(다)를 구송시키는 것이다.That is, when there is a TV composite video signal, the horizontal retrace pulse signal and the clamp pulse signal are simultaneously input to the differential amplifier (A) to drive the current mirror device (B) as its output to drive the black level stabilization circuit (C). If there is no composite video signal, the transistor Q 1 of the differential amplifier (A) is operated using only the horizontal retrace pulse to drive the DC black level stabilization circuit (C).
이상에서 설명된 바와같이 본 고안에 의하면, 복합영상신호가 없더라도 플라이백에서의 수평귀선펄스신호로서 직류 흑레벨을 안정하게 유지할 수 있는 것이다.As described above, according to the present invention, the DC black level can be stably maintained as the horizontal retrace pulse signal in the flyback even without the composite video signal.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019850013071U KR910003465Y1 (en) | 1985-10-08 | 1985-10-08 | A black-level stabilization apparatus for tv |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019850013071U KR910003465Y1 (en) | 1985-10-08 | 1985-10-08 | A black-level stabilization apparatus for tv |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR870007553U KR870007553U (en) | 1987-05-13 |
| KR910003465Y1 true KR910003465Y1 (en) | 1991-05-27 |
Family
ID=19245753
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019850013071U KR910003465Y1 (en) | 1985-10-08 | 1985-10-08 | A black-level stabilization apparatus for tv |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR910003465Y1 (en) |
-
1985
- 1985-10-08 KR KR2019850013071U patent/KR910003465Y1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR870007553U (en) | 1987-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6411330B1 (en) | Method and a circuit for detecting the presence of a television or other device on the output of a video digital to analog converter | |
| KR910003465Y1 (en) | A black-level stabilization apparatus for tv | |
| KR870011791A (en) | Brightness Control Circuit for TV Receiver | |
| US4612577A (en) | Video signal processor with selective clamp | |
| CA1164996A (en) | Composite timing signal generator with predictable output level | |
| KR910019458A (en) | TV signal processing unit | |
| JPS628990B2 (en) | ||
| JP2558662B2 (en) | Horizontal oscillation frequency stabilization circuit | |
| KR910001706Y1 (en) | Synchronization dividing noise eleminating circuit | |
| KR0127171Y1 (en) | Image clamp circuit of a monitor | |
| KR930001328Y1 (en) | Picture quality improving circuit of vcr using color signal muting | |
| JP2517603Y2 (en) | Vertical contour correction circuit for video signals | |
| KR900007386Y1 (en) | Syn seperating circuits of satellite receiver | |
| KR890004240Y1 (en) | White noise extinguishment system | |
| KR870000730Y1 (en) | Direct current restorer | |
| KR900010902Y1 (en) | Synchronizing signal seperating circuit using fet | |
| JPS61242472A (en) | Dc restoration | |
| KR920008836Y1 (en) | Tv signal processing apparatus | |
| JP3019313B2 (en) | Synchronous signal automatic switching device | |
| KR800001740Y1 (en) | Automatic gain control apparatus | |
| KR930008690Y1 (en) | Character recording circuit of vcr | |
| KR940004960Y1 (en) | Super board | |
| KR860001931Y1 (en) | Broadcast signal detecting circuit | |
| KR920002121Y1 (en) | Video signal same period stabilizing circuit | |
| KR930007502Y1 (en) | Horizontal-sync signal generating apparatus of camcoder |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 19940326 Year of fee payment: 4 |
|
| LAPS | Lapse due to unpaid annual fee |