JPH08186384A - Method for manufacturing printed circuit board - Google Patents

Method for manufacturing printed circuit board

Info

Publication number
JPH08186384A
JPH08186384A JP32626094A JP32626094A JPH08186384A JP H08186384 A JPH08186384 A JP H08186384A JP 32626094 A JP32626094 A JP 32626094A JP 32626094 A JP32626094 A JP 32626094A JP H08186384 A JPH08186384 A JP H08186384A
Authority
JP
Japan
Prior art keywords
conductor
layer
printed circuit
circuit board
powder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP32626094A
Other languages
Japanese (ja)
Inventor
Satoru Itaya
哲 板谷
Yoshiro Takahashi
良郎 高橋
Minoru Nakakuki
穂 中久木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
OKI PURINTETSUDO CIRCUIT KK
Oki Electric Industry Co Ltd
Original Assignee
OKI PURINTETSUDO CIRCUIT KK
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by OKI PURINTETSUDO CIRCUIT KK, Oki Electric Industry Co Ltd filed Critical OKI PURINTETSUDO CIRCUIT KK
Priority to JP32626094A priority Critical patent/JPH08186384A/en
Publication of JPH08186384A publication Critical patent/JPH08186384A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE: To obtain a method for manufacturing a printed circuit board securing compact and thin design, strict design specifications, and characteristics. CONSTITUTION: In a method for manufacturing a multilayer wiring type printed circuit board where upper and lower adjacent conductor layers are laminated via an insulator layer 12 and the adjacent conductor layers are electrically connected, a conductor connection part for electrically connecting the conductor layers is formed on a conductor layer 11 consisting of a metal foil or a conductor circuit pattern and an insulator powder 13 is sprayed in atomized powder using, for example, a nozzle 14 for uniform deposition, thus forming an insulator layer 12.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明はプリント回路基板の製造
方法に関し、特に絶縁体層の形成方法及び導電体層間の
電気接続部の形成方法を主とするプリント回路基板の製
造方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a printed circuit board, and more particularly to a method for manufacturing a printed circuit board, which mainly includes a method for forming an insulator layer and a method for forming an electrical connection between conductor layers. .

【0002】[0002]

【従来の技術】この種のプリント回路基板に関しては、
例えば、文献;プリント基板技術とその品質保証:応用
技術出版(株)刊、技術情報センター発売、(昭和55
年8月27日発行)の第8章に詳説されている。
2. Description of the Related Art Regarding a printed circuit board of this type,
For example, literature; printed circuit board technology and its quality assurance: published by Applied Technology Publishing Co., Ltd.
(Published August 27, 2013).

【0003】従来、プリント回路基板の製造において
は、銅張り積層板、銅箔及びガラス繊維を布状に織り込
んだものにエポキシ樹脂等の絶縁性樹脂を含浸させたシ
ート(このシートを以下プリプレグという)等を使用
し、この銅張り積層板の銅箔部分をエッチングして回路
パターンを形成する等の方法により、回路基板としての
必要な回路を形成していた。このような回路形成の完了
した銅張り積層板、プリプレグ及び銅箔等を回路設計に
応じて複数枚積み重ね、熱プレス等によりプレスするこ
とにより、多層配線型の1枚のプリント回路基板を得て
いた。また、銅張り積層板の銅箔等の銅の配線層のよう
な銅の層を多数持っている多層基板のように、導電体回
路層間の電気的接続が必要な基板の場合には、層間の導
電体による接続のために、スルーホールを形成し、その
内壁をめっき等の方法で導電性膜をコーティングし、か
つ接続の必要な層と電気的に接続する構造が採られてお
り、このため、所要の場所にはドリル等で穴を開ける必
要があった。
Conventionally, in the manufacture of printed circuit boards, a sheet obtained by impregnating a copper-clad laminate, copper foil and glass fiber woven in a cloth shape with an insulating resin such as an epoxy resin (this sheet is hereinafter referred to as prepreg). ) Or the like is used to form a circuit pattern by etching the copper foil portion of the copper-clad laminate to form a circuit required as a circuit board. By stacking a plurality of copper clad laminates, prepregs, copper foils, etc. on which circuits have been formed, according to the circuit design, and pressing with a heat press or the like, one multilayer wiring type printed circuit board is obtained. It was Also, in the case of a substrate that requires electrical connection between conductor circuit layers, such as a multilayer substrate having many copper layers such as copper wiring layers such as copper foil of a copper-clad laminate, For the connection by the conductor of, the through hole is formed, the inner wall of the through hole is coated with a conductive film by a method such as plating, and a structure for electrically connecting with a layer required for connection is adopted. Therefore, it was necessary to make a hole in a required place with a drill or the like.

【0004】[0004]

【発明が解決しようとする課題】上述のような従来のプ
リント回路基板の製造方法では、最近のこの技術分野に
おける要請事項のように、基板のサイズが小型化と共に
薄型化し、かつ層間の厚さも薄くなり、そのためにスル
ーホールの穴径も非常に小さくせざるを得なくなった
り、回路の導電体パターンが微細になつた場合には、以
下に箇条書きするような問題がある。
In the conventional method of manufacturing a printed circuit board as described above, the size of the board is reduced as well as the size of the board, and the thickness between layers is also reduced, as in the recent requirements in this technical field. When the through hole becomes thin and the hole diameter of the through hole must be made very small for that reason, or when the conductor pattern of the circuit becomes fine, there are problems as listed below.

【0005】(イ)プレス積層前の基板(材料)の厚さ
が著しく薄くなるので、取扱が困難になる。 (ロ)非常に薄い材料を、ピンホール等を不良なくかつ
精度よく形成することが困難になる。 (ハ)ドリル加工等の方法では、加工可能な穴径に限界
がある。 (ニ)小径スルーホール内のめっき及びその前処理工程
で、スルーホール径が小さくなると、穴内にめっき液及
び処理液が入らないためにめっきが形成されず、導通不
良となる。 (ホ)従来、4層以上の多層基板の中間層の接続に用い
られてきたインナバイアスルーホールでは、該基板の電
気特性(例えば電気容量等)を確保するため、スルーホ
ール内の空洞を絶縁性の樹脂、インク等を用いて空洞の
ないように充填を行っていたが、インナバイアスルーホ
ールの径が小さくなると、充填する樹脂やインクが内部
に入らないので空洞が残り、基板の電気特性を変化させ
る等、基板品質を著しく劣化させていた。 (ヘ)従来のプレスによる積層方法では、プレス時の熱
により、溶融した樹脂を導電体回路パターン間に流れ込
ませるようにして、該パターン間を樹脂で埋め込んでい
たが、該パターンの微細化が進むと樹脂がうまく回路パ
ターン間に流れ込まず、そのため、前項のように空洞が
でき、基板の電気特性を変化させる等、基板品質を著し
く劣化させていた。
(A) Since the thickness of the substrate (material) before press lamination becomes extremely thin, handling becomes difficult. (B) It becomes difficult to accurately form a pinhole or the like from a very thin material with good accuracy. (C) With methods such as drilling, there is a limit to the hole diameter that can be processed. (D) When the diameter of the through hole is reduced in the plating in the small diameter through hole and its pretreatment process, the plating solution and the processing solution do not enter the hole, so that the plating is not formed, resulting in poor conduction. (E) In an inner bias through hole that has been conventionally used to connect an intermediate layer of a multilayer substrate having four or more layers, the cavity in the through hole is insulated in order to ensure the electrical characteristics (eg, electric capacity) of the substrate. The resin and ink were filled so that there would be no voids, but when the diameter of the inner bias through hole became small, the voids remained because the resin and ink to be filled did not enter inside, and the electrical characteristics of the substrate And the substrate quality was remarkably deteriorated. (F) In the conventional laminating method using a press, the molten resin is made to flow between the conductor circuit patterns by the heat at the time of pressing so that the spaces between the patterns are filled with the resin. As it proceeded, the resin did not flow well between the circuit patterns, and as a result, cavities were created as in the previous section, and the electrical characteristics of the substrate were changed, resulting in a marked deterioration of the substrate quality.

【0006】以上の(イ)〜(ヘ)で述べたような問題
によって、プリント回路基板の製造が難しくなり、不良
の発生する率も高くなり、さらに進むと、上記の方法で
は製造できなくなる。つまり、設計仕様通りの特性が確
保できる基板が製造できない等の問題点があった。
Due to the problems described in (a) to (f) above, it is difficult to manufacture a printed circuit board, and the rate of occurrence of defects increases, and if it further progresses, it cannot be manufactured by the above method. That is, there is a problem in that it is impossible to manufacture a substrate that can ensure the characteristics according to the design specifications.

【0007】[0007]

【課題を解決するための手段】本発明に係るプリント回
路基板の製造方法は、上下に相隣る導電体層の間が絶縁
体層を介して積層され、かつ相隣る導電体層の間が電気
的に接続されてなる多層配線型のプリント回路基板の製
造方法において、金属箔又は導電体回路パターンからな
る導電体層上に導電体層の間の電気的接続を行う導電体
接続部を形成した後、絶縁体粉を粉霧状に噴射して均一
に析出させて絶縁体層を形成するものである。
According to a method of manufacturing a printed circuit board according to the present invention, conductive layers adjacent to each other are laminated with an insulating layer interposed therebetween, and adjacent conductive layers are stacked. In a method for manufacturing a multilayer wiring type printed circuit board, in which a conductor connecting portion for electrically connecting between conductor layers is formed on a conductor layer made of a metal foil or a conductor circuit pattern. After the formation, the insulating powder is sprayed in the form of powder mist to be uniformly deposited to form the insulating layer.

【0008】ここで、導電体層上に絶縁体粉を粉霧状に
噴射・析出させるに当たって、絶縁体粉を帯電させると
共に、導電体層を絶縁体粉とは逆の電荷に帯電させる方
法を利用してもよい。また、導電体接続部はペースト状
に形成した導電体粉を塗布又は印刷して導電体塊を形成
してもよい。この導電体塊は、ボールボンド方式のワイ
ヤボンディングにより形成される金属塊を利用すること
も好適な形成方法となる。さらに、上下に相隣る導電体
層の内の下層導電体層を形成し、この下層導電体層上に
導電体接続部を形成した後、絶縁体層を形成し、導電体
接続部の頭部を機械的加工を行って頭部上に堆積した絶
縁体層の一部分を除去した後、上層導電体層を形成する
ようにしてもよい。
Here, in spraying / precipitating the insulating powder on the conductive layer in the form of powder mist, the insulating powder is charged, and at the same time, the conductive layer is charged to a charge opposite to that of the insulating powder. You may use it. Further, the conductor connecting portion may be formed by applying or printing a conductor powder formed in a paste form to form a conductor mass. For this conductor block, it is also preferable to use a metal block formed by ball bonding type wire bonding. Further, a lower conductor layer of the conductor layers adjacent to each other above and below is formed, a conductor connecting portion is formed on the lower conductor layer, and then an insulator layer is formed. The upper conductor layer may be formed after the part is mechanically processed to remove a part of the insulator layer deposited on the head.

【0009】[0009]

【作用】本発明においては、上下に相隣る導電体層の間
が絶縁体層を介して積層され、かつ相隣る導電体層の間
が電気的に接続されてなるプリント回路基板の製造方法
で、金属箔又は導電体回路パターンからなる導電体層上
に導電体層の間の電気的接続を行う導電体塊を接続部と
して形成した後、微粉末の絶縁体粉を粉霧状に噴射して
均一に析出させて絶縁体層を形成するようになっている
から、従来のプリプレグ等の絶縁シートを使用する方法
では製造できないような薄い絶縁体層を形成できるの
で、プリント回路基板の薄型化が容易となる。この場
合、微粉末の絶縁体粉を使用するので、微細な導電体回
路パターンでも充分パターン間を埋め込むことができ、
良好な絶縁体層が得られる。
According to the present invention, a printed circuit board is manufactured in which conductive layers adjacent to each other vertically are laminated with an insulating layer interposed therebetween, and conductive layers adjacent to each other are electrically connected. By the method, after forming a conductor lump for electrically connecting between the conductor layers on the conductor layer formed of a metal foil or a conductor circuit pattern as a connection portion, finely powdered insulator powder is atomized. Since the insulating layer is formed by spraying and uniformly depositing, it is possible to form a thin insulating layer that cannot be manufactured by a method using an insulating sheet such as a conventional prepreg. Thinning becomes easy. In this case, since a fine powder of insulating powder is used, even a fine conductor circuit pattern can be sufficiently filled between the patterns,
A good insulator layer is obtained.

【0010】また、導電体塊を形成・使用して導電体層
間の電気的接続をとるような構成であるから、従来のス
ルーホールによる接続では不可能とされていた極小面積
による電気的接続構成が可能となり、プリント回路基板
の小形化に寄与する。
Further, since the structure is such that a conductor mass is formed and used to establish electrical connection between conductor layers, an electrical connection structure with an extremely small area, which has been impossible with the conventional through-hole connection. This contributes to downsizing of the printed circuit board.

【0011】[0011]

【実施例】本実施例においては、説明が簡便な4層基板
を例にして説明するが、本発明は基板の層数について、
特に限定するものでないことは言うまでもない。 (第1の実施例)図1は本発明による導電体層上に絶縁
体層を形成する方法を示す模式説明図である。図におい
て、表層の第1導電体層11は、銅箔か、あるいは後に
詳述する導電体回路である。この第1導電体層11上に
絶縁体層12を、次に説明する本発明による形成方法に
よって形成する。なお、絶縁体層12は第1導電体層1
1と第2導電体層(後述)の間の絶縁体層を構成するも
のである。
EXAMPLES In this example, a four-layer substrate, which is easy to explain, will be described as an example.
It goes without saying that there is no particular limitation. (First Embodiment) FIG. 1 is a schematic explanatory view showing a method for forming an insulator layer on a conductor layer according to the present invention. In the figure, the first conductor layer 11 on the surface layer is a copper foil or a conductor circuit described in detail later. The insulator layer 12 is formed on the first conductor layer 11 by the forming method according to the present invention described below. The insulator layer 12 is the first conductor layer 1
It constitutes an insulator layer between the first and second conductor layers (described later).

【0012】第1導電体層11の上に設ける絶縁体層1
2の形成方法として、次に示す2つの方法が可能であ
る。 (1つの方法)エポキシ樹脂等の絶縁性樹脂粉13を第
1導電体層11上に均一に噴霧して塗布する。この場
合、絶縁性樹脂粉13を平面上に均一に噴霧できるよう
なノズル14を使用する。なお、絶縁性樹脂粉13はノ
ズル14から噴霧され、第1導電体層11上に向かって
落下し、そこで堆積又は析出して均質な絶縁体層12が
形成される。 (もう1つの方法)まず、第1導電体層11上に設けら
れた導体回路を帯電させると共に、絶縁樹脂粉13を導
体回路の電荷とは逆の電荷に帯電させる。そして、帯電
した絶縁樹脂粉13を、第1導電体層11上にの導電体
回路(図示せず)上に均一に噴霧することにより、絶縁
体層12を形成する。このように、静電塗装のメカニズ
ムを応用して、第1導電体層11上に設けられた導体回
路上に形成された絶縁性の粉体により形成された絶縁膜
は、形成時の電気的引力によってしっかりと密着させる
ことが可能である。
Insulator layer 1 provided on the first conductor layer 11
As the method of forming No. 2, the following two methods are possible. (One Method) Insulating resin powder 13 such as epoxy resin is uniformly sprayed and applied onto the first conductor layer 11. In this case, the nozzle 14 is used so that the insulating resin powder 13 can be uniformly sprayed on the flat surface. The insulating resin powder 13 is sprayed from the nozzle 14 and drops toward the first conductor layer 11, where it is deposited or deposited to form a uniform insulator layer 12. (Another Method) First, the conductor circuit provided on the first conductor layer 11 is charged, and the insulating resin powder 13 is charged to a charge opposite to the charge of the conductor circuit. Then, the electrically insulating resin powder 13 is uniformly sprayed on the conductor circuit (not shown) on the first conductor layer 11 to form the insulator layer 12. As described above, by applying the mechanism of electrostatic coating, the insulating film formed by the insulating powder formed on the conductor circuit provided on the first conductor layer 11 is electrically connected at the time of formation. It is possible to firmly adhere due to the attractive force.

【0013】なお、この帯電された粉末を用いる方法
は、銅箔又は金属板上に設けられた導体回路の場合に限
られ、絶縁体上に設けられた導電体回路パターンの場合
は上記の(1つの方法)を用いるようになっている。こ
れは、導体回路パターン間の埋め込み性を考慮した場
合、絶縁体上に設けられた導体回路パターン間は、粉体
の電荷と逆の電荷を印加する導体が存在しないため、粉
末が導体回路パターン間にうまく入らないためである。
The method using the charged powder is limited to the case of the conductor circuit provided on the copper foil or the metal plate, and the method of the above () is used for the case of the conductor circuit pattern provided on the insulator. One method) is used. This is because when embedding between conductor circuit patterns is taken into consideration, there is no conductor that applies an electric charge opposite to that of the powder between the conductor circuit patterns provided on the insulator. This is because it doesn't go in between.

【0014】上述の方法により成膜された絶縁体層を、
加熱して焼成することにより、銅箔又は導電体回路との
間の領域に強固な密着力を形成させることが可能とな
る。焼成の温度としては、使用する樹脂の硬化温度以上
であることが必要である。そして、この焼成により、膜
自体も強固な膜となる。また、金属板上に回路形成を行
ったものに絶縁体層を形成した場合は、形成後に不要な
金属板を剥離する。
The insulator layer formed by the above method is
By heating and baking, it becomes possible to form a strong adhesive force in the region between the copper foil and the conductor circuit. The firing temperature must be higher than the curing temperature of the resin used. Then, by this firing, the film itself becomes a strong film. Further, when the insulator layer is formed on the metal plate on which the circuit is formed, the unnecessary metal plate is peeled off after the formation.

【0015】絶縁体層に、導電体層間の導通のための縦
方向の電気的接続部(従来のスルーホールに相当するも
の)の形成が必要の場合は、下記の製造方法を適用す
る。図2は本発明による上記の電気的接続部の形成方法
を示す模式説明図である。図2において、まず、第1導
電体層銅箔21上の全面に、めっきレジスト(図示しな
い)例えば感光体ドライフィルム等を張り付けた後、接
続部分にめっきが析出するようなマスクフィルムを用い
て露光、現像を行ってめっきレジストに接続部用の穴す
なわちスルーホールを形成する。そして、全面にめっき
を行い、接続部用の穴の部分のみめっきを析出させて、
接続部塊22を形成した後、めっきレジストを除去す
る。なお、図2では、第1導電体層銅箔21は一枚の板
状体で示され、その上に接続部塊22が形成されている
が、これは例えば接地用の接続部塊を示したものである
からである。第1導電体層銅箔21が導電体回路のパタ
ーンである場合は、接続部塊は該パターンの接続用の所
定位置に設けられる。このようにして、接続部部分はめ
っきにより金属導体の円柱もしくは角柱等の接続部塊2
2が形成される。なお、この接続部塊22の形状は、上
記のような円柱や角柱に限るものでなく、任意の形状の
ものでよい。また、この接続部塊22の高さは、導電体
層間に設ける絶縁体層と同じ高さなるように形成する。
When it is necessary to form a vertical electrical connection (corresponding to a conventional through hole) in the insulator layer for conduction between the conductor layers, the following manufacturing method is applied. FIG. 2 is a schematic explanatory view showing a method for forming the above electrical connection portion according to the present invention. In FIG. 2, first, a plating resist (not shown) such as a photoconductor dry film is attached to the entire surface of the first conductor layer copper foil 21, and then a mask film that deposits plating on the connection portion is used. Exposure and development are performed to form holes for connecting portions, that is, through holes, in the plating resist. Then, plating is performed on the entire surface, and the plating is deposited only on the connection hole portion,
After forming the connection block 22, the plating resist is removed. Note that, in FIG. 2, the first conductor layer copper foil 21 is shown as a single plate-shaped body, and the connection block 22 is formed on it, but this shows a connection block for grounding, for example. It is because it is a thing. When the first conductor layer copper foil 21 is a conductor circuit pattern, the connection block is provided at a predetermined position for connection of the pattern. In this way, the connecting portion is plated with the connecting portion mass 2 such as a metal conductor column or prism.
2 is formed. The shape of the connecting portion mass 22 is not limited to the above-described column or prism, and may be any shape. The height of the connection block 22 is formed to be the same as the height of the insulating layer provided between the conductor layers.

【0016】その後、不要となっためっきレジストを剥
離し、上記の絶縁体層形成方法により接続部以外の領域
に絶縁体層を形成する。その場合の有様と接続部用導電
体塊上の絶縁体層を除去する工程の有様を図3及び図4
の模式図を用いて説明する。まず、絶縁体層を形成する
場合には、図3の左図に示すように接続部用導電体塊3
1上にも絶縁体粉32が析出しているため、この部分
は、図3の右図のように、適当なヘラ33等を用いてか
きとって除去する。34はヘラ33等により接続部用導
電体塊31上からかきとられた絶縁体粉32の塊であ
る。また、図4に示すように、接続部用導電体塊42を
形成後、絶縁体層43を形成し、熱硬化後にブラシ研
磨、バフ研磨等の適当な方法で研磨を行い、不要な絶縁
体を除去すると共に、接続部用導電体塊42の頭44出
しを行ってもよい。
After that, the unnecessary plating resist is peeled off, and an insulator layer is formed in the region other than the connection portion by the above-mentioned insulator layer forming method. The state in that case and the state of the step of removing the insulator layer on the conductor mass for the connecting portion are shown in FIGS.
This will be described with reference to the schematic diagram of. First, when the insulator layer is formed, as shown in the left diagram of FIG.
Since the insulator powder 32 is also deposited on the surface 1, the portion is scraped off with an appropriate spatula 33 or the like as shown in the right diagram of FIG. Reference numeral 34 denotes a lump of the insulator powder 32 scraped off from the connecting portion conductor lump 31 by the spatula 33 or the like. In addition, as shown in FIG. 4, after forming the conductor mass 42 for the connection portion, the insulator layer 43 is formed, and after heat curing, polishing is performed by an appropriate method such as brush polishing or buff polishing to remove unnecessary insulators. May be removed, and the head 44 of the conductor mass 42 for connection part may be exposed.

【0017】なお、上述のような接続部の導電体塊の製
造は、上記のようなめっきによる方法に限るものでな
く、導電体材料、例えば銅粉、銀粉や金粉等の金属粉
に、エポキシ等の樹脂とトルエン等の有機溶剤とを適量
ずつ混合したペーストを作り、この導電体用ペーストを
接続部の位置にディスペンサー等を用いて塗布するか、
もしくは、スクリーン版によって一括印刷を行ってもよ
い。そして、これらの塗布方法により塗布した塊状態の
ものを、風乾乃至は温風によって有機溶剤を除去した後
硬化させて、接続部塊を形成してもよい。その他の接続
部塊の形成方法として、図5に示す方法でもよい。図5
の左図は製造方法の説明図、右図は形成後の接続部塊の
断面図である。この方法は、左図のように、ボールボン
ド方式のワイヤボンディング装置を使用して、金、銅、
アルミニウム等の金属線を導電体層51の上に直接ボン
ディングし、所定高さ位置52でワイヤ54をカットす
ることにより、接続部塊を形成してもよい。なお、53
はボンディング後の潰れボールを示し、これとワイヤ5
4とで接続部塊22に相当する金属塊が形成される。以
上で、第1導電体用銅箔上の絶縁体層の形成及び第1導
電体層と第2導電体層間の電気的接続部の形成が完了す
る。
The production of the conductor mass of the connecting portion as described above is not limited to the above-mentioned plating method, but a conductive material such as copper powder, silver powder, gold powder or other metal powder may be coated with epoxy. Make a paste by mixing appropriate amount of resin such as and an organic solvent such as toluene, and apply this conductor paste to the position of the connection portion using a dispenser or the like, or
Alternatively, batch printing may be performed using a screen plate. Then, the lump state applied by these applying methods may be cured by removing the organic solvent by air drying or warm air to form the connection portion lump. As another method of forming the connection block, the method shown in FIG. 5 may be used. Figure 5
The left side of FIG. 3 is an explanatory view of the manufacturing method, and the right side of FIG. As shown in the left figure, this method uses a ball bond type wire bonding device to
Alternatively, a metal wire such as aluminum may be directly bonded onto the conductor layer 51, and the wire 54 may be cut at a predetermined height position 52 to form a connection block. In addition, 53
Indicates a crushed ball after bonding, and this and wire 5
4, a metal block corresponding to the connection block 22 is formed. This completes the formation of the insulator layer on the first conductor copper foil and the formation of the electrical connection between the first conductor layer and the second conductor layer.

【0018】次に、第1導電体用銅箔を導電体回路パタ
ーンとする形成方法について説明する。まず、第1導電
体用銅箔上にエッチングレジストパターンを形成する。
そして、第2導電体層との接続部を保護するために、こ
の接続部側全面にエッチングレジストを形成する。次
に、適当なエッチング液により不要な銅を除去する。こ
れにより、第1導電体層回路パターンの形成が完了す
る。なお、この第1導電体層回路パターンの形成は、最
終の導体層形成後に行ってもよい。
Next, a method for forming the first conductor copper foil as a conductor circuit pattern will be described. First, an etching resist pattern is formed on the first conductor copper foil.
Then, in order to protect the connecting portion with the second conductor layer, an etching resist is formed on the entire connecting portion side. Next, unnecessary copper is removed with an appropriate etching solution. This completes the formation of the first conductor layer circuit pattern. The formation of the first conductor layer circuit pattern may be performed after the final formation of the conductor layer.

【0019】上述の方法は銅箔上に絶縁体層の形成を行
っている場合の製造方法であるが、ここで、次にのべる
方法で第1導電体層回路パターンの上に絶縁体層の形成
を行ってもよいので、図7の(a)〜(e)の模式工程
図によってその形成方法を説明する。図7の(a)のよ
うに、表面に鏡面仕上げを施したステンレス板等の金属
板701上に、めっきレジスト702を形成し、これを
使用して、図7の(b)に示すように、パターンめっき
によって導体回路パターン703を形成する。鏡面仕上
げを行ったステンレス板を使用するのは、積層基板を形
成した後に、導体回路をステンレス板から簡単に剥離さ
せるためである。また、この導体回路の形成は、上述の
パターンめっきに限るものではなく、例えば、導電体ペ
ーストをスクリーン版等を利用して、印刷により形成し
てもよい。次いで、図7の(c)に示すように、導体回
路パターン703の接続部形成位置以外の領域に接続部
めっき用のめっきレジスト704を形成した後めっきを
行い、図7の(d)に示すように、前記の接続部形成位
置に接続部塊705を形成する。そして、めっきレジス
ト704を除去することによって、図7の(e)に示す
ように、金属板701上の導体回路パターン703の所
定位置に、接続部塊705が必要に応じて形成される。
The above-mentioned method is a manufacturing method when the insulating layer is formed on the copper foil. Here, the insulating layer is formed on the first conductor layer circuit pattern by the following method. Since it may be formed, the forming method will be described with reference to the schematic process diagrams of FIGS. As shown in FIG. 7A, a plating resist 702 is formed on a metal plate 701 such as a stainless steel plate having a mirror-finished surface, and using this, as shown in FIG. 7B. The conductor circuit pattern 703 is formed by pattern plating. The mirror-finished stainless steel plate is used because the conductor circuit can be easily separated from the stainless steel plate after the laminated substrate is formed. Further, the formation of the conductor circuit is not limited to the above pattern plating, and for example, the conductor paste may be formed by printing using a screen plate or the like. Next, as shown in FIG. 7C, a plating resist 704 for connecting portion plating is formed in a region other than the connecting portion forming position of the conductor circuit pattern 703, and then plating is performed, as shown in FIG. 7D. Thus, the connection block 705 is formed at the connection formation position. Then, by removing the plating resist 704, as shown in FIG. 7E, a connection block 705 is formed at a predetermined position of the conductor circuit pattern 703 on the metal plate 701 as required.

【0020】この導体回路上、もしくは接続部塊を形成
済みの導体回路上に、例えば前述した絶縁体粉13によ
る方法を用いて、絶縁体層の形成を行う。ステンレス板
の剥離は、絶縁体層形成後に行うが、必要層数積層によ
る多層基板形成後に剥離してもよい。また、後述の実施
例2で説明するプレスによる多層化の場合は、ステンレ
ス板をプレス用治具として、そのまま使用し、プレス終
了後に剥離する。
An insulator layer is formed on the conductor circuit or on the conductor circuit on which the connection block is already formed, for example, by the method using the insulator powder 13 described above. The peeling of the stainless steel plate is performed after forming the insulating layer, but may be peeled after forming the multilayer substrate by laminating the required number of layers. Further, in the case of multilayering by pressing described in Example 2 described later, the stainless plate is used as it is as a pressing jig, and peeled off after the pressing is completed.

【0021】次に、第2導電体回路パターン層を形成す
るために、前記絶縁体層の表面に電解めっきの給電のた
めに使用する無電解めっき膜を形成する。この無電解め
っき膜上にめっきレジストを利用して、必要な部分のみ
に電解めっきを行う等の方法により、導電体回路パター
ンを形成する。その後めっきレジストを剥離して除去す
る。さらに、必要に応じて、第2導電体層と第3導電体
層間の接続部を、前述の方法で形成する。この場合、不
要となる導体回路部分以外の無電解めっき膜、接続部を
形成している場合は、接続部と導体回路部分以外の無電
解めっき膜を、適当なエッチング液により除去する。こ
の導電体回路層の形成においても、上述のパターンめっ
き法に限るものでなく、スクリーン版等を用いた導電体
ペーストの印刷塗布や、銅箔等の金属箔を張り付けた後
に、エッチング等の方法で回路形成を行い、その上で前
述の方法で接続部の形成を行ってもよい。その他、銅箔
にエッチングや打ち抜き等の方法で、予め回路を形成し
た回路形成済み銅箔を張り付け、必要に応じて、前述の
方法により接続部の形成を行ってもよい。
Next, in order to form the second conductor circuit pattern layer, an electroless plating film used for supplying electric power for electrolytic plating is formed on the surface of the insulator layer. A conductor circuit pattern is formed on the electroless plated film by using a plating resist by a method such as electrolytic plating only on a necessary portion. Then, the plating resist is peeled off and removed. Further, if necessary, the connection portion between the second conductor layer and the third conductor layer is formed by the above-described method. In this case, if the electroless plating film other than the unnecessary conductor circuit portion and the connection portion are formed, the electroless plating film other than the connection portion and the conductor circuit portion is removed with an appropriate etching solution. The formation of this conductor circuit layer is not limited to the above-mentioned pattern plating method, and the conductive paste is printed and applied using a screen plate or the like, or a metal foil such as a copper foil is pasted, followed by a method such as etching. Alternatively, the circuit may be formed in step (1), and then the connection portion may be formed by the method described above. Alternatively, a circuit-formed copper foil on which a circuit is formed in advance may be attached to the copper foil by a method such as etching or punching, and the connection portion may be formed by the above-described method, if necessary.

【0022】次に、第2導電体層と第3導電体層との間
の絶縁体層の形成を行うが、上述した第1導電体層と第
2導電体層との間の絶縁体層の形成方法と同じ方法で実
施する。これまで詳細に説明したように、回路形成の完
了した導電体層上に、本発明による方法で絶縁体層を形
成する方法は、微細化された回路パターン間にも絶縁体
粉が充分に入る込むので、基板の品質、特性確保上非常
に効果的である。
Next, an insulator layer is formed between the second conductor layer and the third conductor layer, and the insulator layer between the first conductor layer and the second conductor layer described above is formed. It is carried out in the same manner as the method for forming. As described above in detail, in the method of forming the insulating layer on the conductive layer on which the circuit formation is completed by the method according to the present invention, the insulating powder sufficiently enters even between the miniaturized circuit patterns. Therefore, it is very effective in securing the quality and characteristics of the substrate.

【0023】以下簡単に説明するが、第3導電体層の形
成方法は、第2導電体層の形成方法と同様である。そし
て、第3導電体層と第4導電体層との間の絶縁体層の形
成を、上述した第1導電体層と第2導電体層との間の絶
縁体層の形成方法と同じ方法で実施する。最後に、第4
導電体層を、上述の第2導電体層と同一の形成方法で形
成する。そして、不要となったステンレス板を剥離す
る。ステンレス板は表面を鏡面加工しているので、前述
のように簡単に剥離できる。なお、第1導電体層の回路
形成がなされていない場合は、ステンレス板の剥離面に
ドライフィルムを用いる方法等でエッチングによって回
路形成を行うこともできる。
Although briefly described below, the method for forming the third conductor layer is the same as the method for forming the second conductor layer. Then, the formation of the insulator layer between the third conductor layer and the fourth conductor layer is performed by the same method as the above-described method of forming the insulator layer between the first conductor layer and the second conductor layer. To implement. Finally, the fourth
The conductor layer is formed by the same forming method as the above-mentioned second conductor layer. Then, the unnecessary stainless steel plate is peeled off. Since the surface of the stainless steel plate is mirror-finished, it can be easily peeled off as described above. When the circuit of the first conductor layer is not formed, the circuit can be formed by etching by a method using a dry film on the release surface of the stainless steel plate.

【0024】以上の工程で、本発明によるプリント回路
基板の製造を終了するが、以降は、仕様に応じて、ソル
ダーレジスト塗布、半田コート、外形加工等を実施し、
プリント回路基板が形成される。図6は、上述の第1の
実施例の場合、すなわち接続部を有し、かつ導電体層が
4層のプリント回路基板の製造方法の製造フローチャー
トを示したものである。なお、本実施例では、導電体層
が4層の基板を例にとり説明したが、以上の説明から明
らかなように、第1導電体層から順次第4導電体層まで
積み上げ構成したプリント回路基板の製造方法を示した
ものである。なお、この場合、前述のように導電体層は
4層に限るものでなく、2層以上の所望の層数のものが
適用可能である。
The production of the printed circuit board according to the present invention is completed through the above steps, but thereafter, solder resist coating, solder coating, external processing, etc. are carried out according to the specifications.
A printed circuit board is formed. FIG. 6 shows a manufacturing flowchart of the above-described first embodiment, that is, a manufacturing method of a printed circuit board having four connecting layers and four conductor layers. In the present embodiment, the substrate having four conductor layers has been described as an example, but as is clear from the above description, a printed circuit board in which the first conductor layer to the fourth conductor layer are sequentially stacked. 2 shows a manufacturing method of. In this case, as described above, the number of conductor layers is not limited to four, and two or more layers having a desired number of layers can be applied.

【0025】(第2の実施例)図8は本発明の第2の実
施例を示す要部断面図による製造方法説明図である。本
実施例においては、第1の実施例の場合と違って、図8
にみられるように、必要に応じて導体層と接続部を備え
た例えば第1〜第4導電体層を有するコア層又は導電体
層を、各層毎に形成しておき、これらをプレス等で積層
成形してなるプリント回路基板の製造方法を示す。
(Second Embodiment) FIG. 8 is an explanatory view of a manufacturing method by means of a sectional view of a main part showing a second embodiment of the present invention. In the present embodiment, unlike the case of the first embodiment, as shown in FIG.
As can be seen from the above, a core layer or a conductor layer having, for example, first to fourth conductor layers provided with a conductor layer and a connection portion is formed for each layer if necessary, and these are pressed by a press or the like. The manufacturing method of the printed circuit board formed by lamination molding is shown.

【0026】図8において、まず、第1導電体層811
上の所定位置に第1、第2導電体層間の電気的接続を行
う接続部塊813を設け、第1の実施例で説明した方法
で第1、第2導電体層間の絶縁をするための絶縁体層8
12を形成した第1コア層810を準備する。この場
合、接続部塊813の上部は、図3又は図4の実施例で
示した方法により頭だしを行うので、導電体が露出され
た状態となっている。次いで、第2導電体層821上の
所定位置に第2、第3導電体層間の電気的接続を行う接
続部塊823を設け、同様の方法で第2、第3導電体層
間の絶縁をするための絶縁体層822を形成した第2コ
ア層820を準備する。前記の頭だしはここでも実施さ
れている。さらに、第3導電体層831上の所定位置に
第3、第4導電体層間の電気的接続を行う接続部塊83
3を設け、同様の方法で第3、第4導電体層間の絶縁を
するための絶縁体層832を形成した第3コア層830
を準備する。ここでも前記の頭だしは実施されている。
さらに、銅箔等からなり、必要に応じて回路パターンが
形成された第4導電体層841を用意する。
In FIG. 8, first, the first conductor layer 811 is formed.
A connection block 813 for electrically connecting the first and second conductor layers is provided at a predetermined position above, and the first and second conductor layers are insulated by the method described in the first embodiment. Insulator layer 8
A first core layer 810 having 12 formed thereon is prepared. In this case, since the upper part of the connecting portion mass 813 is headed out by the method shown in the embodiment of FIG. 3 or FIG. 4, the conductor is exposed. Next, a connection block 823 for electrically connecting the second and third conductor layers is provided at a predetermined position on the second conductor layer 821, and the second and third conductor layers are insulated by the same method. A second core layer 820 on which an insulating layer 822 is formed is prepared. The above-mentioned head start is also implemented here. Further, a connecting portion block 83 for electrically connecting the third and fourth conductor layers to a predetermined position on the third conductor layer 831.
3 is provided and an insulator layer 832 for insulating between the third and fourth conductor layers is formed by the same method as the third core layer 830.
To prepare. Here again, the above-mentioned head start is implemented.
Further, a fourth conductor layer 841 made of copper foil or the like and having a circuit pattern formed as needed is prepared.

【0027】上記の各コア層の形成において、熱による
絶縁体層の焼成は、硬化温度で焼成するのではなく、ガ
ラス転移温度以上とし、樹脂が一旦溶融する温度までの
加熱焼成を行うようになっている。この方法により、粉
末によって形成された膜は、溶融固化した状態の絶縁膜
となり、取扱が容易になる利点がある。そして、上述の
ようにして用意された各層部材、すなわち第1コア層8
10、第2コア層820、第3コア層830及び第4導
電体層841を、位置精度よく積み重ねて、一般のプリ
ント回路基板の製造に使用されている熱プレス等を行
い、樹脂の硬化温度以上に加熱することにより、本発明
による多層基板が得られる。場合によっては、上述のよ
うにして用意された各層部材、すなわち第1コア層81
0、第2コア層820及び第3コア層830と金属箔で
形成した第4導電体層841とを用意し、積み重ねて従
来の熱プレス等の方法で4層板基板を形成してもよい。
この時、回路形成を行っていない第4導電体層841
は、最後にエッチング等の方法で回路形成を行うように
している。図9は、上記第2の実施例のプリント回路基
板の製造方法における簡単なフローチャートを示すもの
である。
In the formation of each core layer described above, the firing of the insulating layer by heat is not performed at the curing temperature, but is performed at a temperature not lower than the glass transition temperature and is performed by heating until the resin is once melted. Has become. By this method, the film formed of the powder becomes an insulating film in a melted and solidified state, and there is an advantage that handling is easy. Then, each layer member prepared as described above, that is, the first core layer 8
10, the second core layer 820, the third core layer 830, and the fourth conductor layer 841 are stacked with high positional accuracy, and hot pressing or the like used in the manufacture of general printed circuit boards is performed to cure the resin. By heating above, the multilayer substrate according to the present invention is obtained. In some cases, each layer member prepared as described above, that is, the first core layer 81.
0, the second core layer 820, the third core layer 830 and the fourth conductor layer 841 formed of a metal foil may be prepared and stacked to form a four-layer board substrate by a method such as a conventional hot press. .
At this time, the fourth conductor layer 841 on which the circuit is not formed
Finally, the circuit is formed by a method such as etching. FIG. 9 shows a simple flow chart of the method for manufacturing the printed circuit board of the second embodiment.

【0028】以上、第1及び第2の実施例によって詳細
に説明したが、金属箔又は導電体回路パターンからなる
導電体層上に導電体層の間の電気的接続を行う金属小塊
を接続部として形成した後、微粉末の絶縁体粉を粉霧状
に噴射して均一に析出させて絶縁体層を形成するから、
従来のプリプレグ等の絶縁シートを使用する方法では製
造できないような薄い絶縁体層を形成できるので、同一
層数のプリント回路基板に対して、大幅な薄型化が容易
に達成される。また、微粉末の絶縁体粉を使用するの
で、微細な導電体回路パターンでも充分パターン間を埋
め込むことができ、良好な絶縁体層が得られるから、プ
リント回路基板の厳しい設計仕様や特性が確保される。
As described above in detail with reference to the first and second embodiments, the metal nodules for electrically connecting the conductor layers are connected to each other on the conductor layer composed of the metal foil or the conductor circuit pattern. After it is formed as a part, a fine powder of the insulating powder is sprayed in the form of a mist to uniformly deposit and form the insulating layer,
Since it is possible to form a thin insulator layer that cannot be manufactured by the conventional method using an insulating sheet such as a prepreg, it is possible to easily achieve a large reduction in thickness for a printed circuit board having the same number of layers. In addition, since a fine powder of insulating powder is used, even fine conductor circuit patterns can be sufficiently filled in between the patterns, and a good insulating layer can be obtained, thus ensuring strict design specifications and characteristics of the printed circuit board. To be done.

【0029】また、金属の小塊を形成・使用して導電体
層間の電気的接続をとるような構成としたから、従来の
スルーホールによる接続では不可能とされていた極小面
積による電気的接続構成が可能となり、プリント回路基
板の小形化に寄与する所大である。
Further, since a small lump of metal is formed and used to establish electrical connection between the conductor layers, electrical connection with an extremely small area, which has been impossible with the conventional through-hole connection. This makes it possible to configure the printed circuit board and contributes to downsizing of the printed circuit board.

【0030】[0030]

【発明の効果】以上詳細に説明したように本発明によれ
ば、導電体層の間が絶縁体層を介して積層され、かつ相
隣る導電体層の間が電気的に接続されてなるプリント回
路基板の製造方法において、金属箔又は導電体回路パタ
ーンからなる導電体層上に導電体層の間の電気的接続を
行う導電体塊を接続部として形成した後、微粉末の絶縁
体粉を粉霧状に噴射して均一に析出させて絶縁体層を形
成するから、従来のプリプレグ等の絶縁シートを使用す
る方法では製造できないような薄い絶縁体層を形成でき
るので、プリント回路基板の薄型化が容易に、かつ品質
よく達成される。また、絶縁体層の形成において、微粉
末の絶縁体粉を使用するので、微細な導電体回路パター
ンでも充分パターン間を埋め込むことができ、良好な絶
縁体層が得られ、プリント回路基板の厳しい設計仕様や
特性が確保される。このような本発明の絶縁体層の形成
方法は、熱プレスにより溶融した樹脂を導電体回路間に
流し込むようにして製造していた従来の基板と比べて、
溶融前から回路間に樹脂が充分に入り込んでいるため、
非常に品質のよい基板の製造を可能にするからである。
また、導電体塊を形成・使用して導電体層間の電気的接
続をとるような構成であるから、従来のスルーホールに
よる接続では不可能とされていた極小面積による電気的
接続構成が可能となり、プリント回路基板の小形化への
寄与が大きい。そして、従来スルーホールにより導電体
層間の電気的接続を行っていたのに比べて、本発明では
導電体塊による接続であるから、この接続部の抵抗を低
くすることが可能であるばかりでなく、大電流にも耐え
られる利点がある。さらに、基板の実用化に当たって、
実装されている電子部品や集積回路部品から発生する熱
を接続部塊を介して容易に拡散・放熱させられるので、
基板実装のさらなる高密度化に貢献できる効果がある。
また、従来必ず使用していたスルーホールが不要とな
り、従来のように接続部が中空でなくなることによっ
て、インナーバイアスルーホールのように中層に形成さ
れ、内部に樹脂等を充填する必要のある場合でもその必
要がなくなる等の利点が得られ、このため基板の厚さを
より安定化させることが可能となる効果がある。
As described above in detail, according to the present invention, the conductor layers are laminated via the insulator layer, and the adjacent conductor layers are electrically connected. In a method of manufacturing a printed circuit board, after forming a conductor mass for making an electrical connection between conductor layers on a conductor layer made of a metal foil or a conductor circuit pattern as a connection portion, a fine powder of insulating powder Since it is sprayed in the form of a mist and uniformly deposited to form an insulating layer, it is possible to form a thin insulating layer that cannot be manufactured by a method using an insulating sheet such as a conventional prepreg. Thinning is easily achieved with good quality. In addition, since finely divided insulating powder is used in the formation of the insulating layer, even a fine conductor circuit pattern can be sufficiently filled between the patterns, a good insulating layer can be obtained, and the printed circuit board can be strict. Design specifications and characteristics are secured. Such an insulating layer forming method of the present invention, compared with a conventional substrate manufactured by pouring resin melted by hot pressing between conductor circuits,
Since the resin has sufficiently entered between the circuits before melting,
This is because it makes it possible to manufacture a substrate of very high quality.
Also, because the structure is such that a conductor block is formed and used to make electrical connection between conductor layers, it is possible to make an electrical connection structure with a very small area, which was not possible with conventional through-hole connections. , Greatly contributes to downsizing of printed circuit boards. And, compared to the conventional electrical connection between the conductor layers by through holes, in the present invention, since the connection is made by the conductor mass, not only can the resistance of this connection portion be lowered, There is an advantage that it can withstand a large current. Furthermore, in the practical application of the substrate,
Since the heat generated from the mounted electronic parts and integrated circuit parts can be easily diffused and dissipated through the connection block mass,
This has the effect of contributing to higher density of board mounting.
In addition, the through hole that was always used in the past is no longer necessary, and the connection part is not hollow as in the past, so it is formed in the middle layer like the inner bias through hole and it is necessary to fill the inside with resin etc. However, there is an advantage that it is not necessary, and thus there is an effect that the thickness of the substrate can be further stabilized.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明による導電体層上に絶縁体層を形成する
方法を示す模式説明図である。
FIG. 1 is a schematic explanatory view showing a method for forming an insulator layer on a conductor layer according to the present invention.

【図2】本発明による電気的接続部の形成方法を示す模
式説明図である。
FIG. 2 is a schematic explanatory view showing a method for forming an electrical connection portion according to the present invention.

【図3】本発明による接続部用導電体塊上の絶縁体層を
除去する工程の有様を説明する模式図である。
FIG. 3 is a schematic diagram illustrating a state of a step of removing an insulating layer on a conductor block for a connecting portion according to the present invention.

【図4】本発明による接続部用導電体塊上の絶縁体層を
除去する工程の他の有様を説明する模式図である。
FIG. 4 is a schematic view for explaining another aspect of the step of removing the insulating layer on the conductor mass for connection portion according to the present invention.

【図5】本発明の接続部塊の他の形成方法を示す説明図
である。
FIG. 5 is an explanatory view showing another method for forming a connection block according to the present invention.

【図6】本発明の第1の実施例製造フローチャート図で
ある。
FIG. 6 is a manufacturing flowchart of the first embodiment of the present invention.

【図7】本発明の接続部塊の形成方法を示す説明図であ
る。
FIG. 7 is an explanatory view showing a method for forming a connection portion block of the present invention.

【図8】本発明の第2の実施例を示す要部断面図による
製造方法説明図である。
FIG. 8 is an explanatory view of a manufacturing method according to a main part sectional view showing a second embodiment of the present invention.

【図9】本発明の第2の実施例の製造フローチャート図
である。
FIG. 9 is a manufacturing flow chart of the second embodiment of the present invention.

【符号の説明】[Explanation of symbols]

11,811 第1導電体層 12,43,812 絶縁体層 13 絶縁性樹脂粉 14 ノズル 21 第1導電体層銅箔 22,813,823,833 接続部塊 31 接続部用導電体塊 32 絶縁体粉 33 ヘラ 34 絶縁体粉の塊 42 接続部用導電体塊 44 頭 51 導電体層 52 所定高さ位置 53 ボンディング後の潰れボール 54 ワイヤ 701 金属板 702,704 めっきレジスト 703 導体回路パターン 810 第1コア層 812,822,832 絶縁体層 705,813,823,833 接続部塊 820 第2コア層 821 第2導電体層 830 第3コア層 831 第3導電体層 841 第4導電体層 11, 811 First conductor layer 12, 43, 812 Insulator layer 13 Insulating resin powder 14 Nozzle 21 First conductor layer Copper foil 22, 813, 823, 833 Connection part block 31 Conductor block for connection part 32 Insulation Body powder 33 Spatula 34 Lump of insulating powder 42 Conductor lump for connection portion 44 Head 51 Conductor layer 52 Predetermined height position 53 Crushed ball after bonding 54 Wire 701 Metal plate 702, 704 Plating resist 703 Conductor circuit pattern 810 No. 1 core layer 812, 822, 832 insulator layer 705, 813, 823, 833 connection block 820 second core layer 821 second conductive layer 830 third core layer 831 third conductive layer 841 fourth conductive layer

フロントページの続き (72)発明者 中久木 穂 東京都港区虎ノ門1丁目7番12号 沖電気 工業株式会社内Front page continuation (72) Inventor Ho Nakakuki 1-7-12 Toranomon, Minato-ku, Tokyo Oki Electric Industry Co., Ltd.

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 上下に相隣る導電体層の間が絶縁体層を
介して積層され、かつ相隣る前記導電体層の間が電気的
に接続されてなる多層配線型のプリント回路基板の製造
方法において、 金属箔又は導電体回路パターンからなる前記導電体層上
に前記導電体層の間の電気的接続を行う導電体接続部を
形成した後、絶縁体粉を粉霧状に噴射して均一に析出さ
せて前記絶縁体層を形成することを特徴とするプリント
回路基板の製造方法。
1. A multilayer wiring type printed circuit board in which vertically adjacent conductor layers are laminated with an insulator layer interposed therebetween, and the adjacent conductor layers are electrically connected to each other. In the manufacturing method of 1., after forming a conductor connecting portion for electrically connecting between the conductor layers on the conductor layer formed of a metal foil or a conductor circuit pattern, the insulating powder is sprayed in a mist state. And uniformly depositing the insulating layer to form the insulating layer.
【請求項2】 前記導電体層上に前記絶縁体粉を粉霧状
に噴射・析出させるに当たって、前記絶縁体粉を帯電さ
せると共に、前記導電体層を前記絶縁体粉とは逆の電荷
に帯電させることを特徴とする請求項1記載のプリント
回路基板の製造方法。
2. When the insulating powder is sprayed / precipitated on the conductive layer in the form of powder mist, the insulating powder is charged, and the conductive layer is charged to a charge opposite to that of the insulating powder. The method of manufacturing a printed circuit board according to claim 1, wherein the printed circuit board is charged.
【請求項3】 前記導電体接続部はペースト状に形成し
た導電体粉を塗布又は印刷して導電体塊を形成すること
を特徴とする請求項1又は2記載のプリント回路基板の
製造方法。
3. The method for manufacturing a printed circuit board according to claim 1, wherein the conductor connecting portion is formed by applying or printing a conductor powder formed in a paste form to form a conductor mass.
【請求項4】 前記導電体塊は、ボールボンド方式のワ
イヤボンディングにより形成される金属塊を利用するこ
とを特徴とする請求項3記載のプリント回路基板の製造
方法。
4. The method of manufacturing a printed circuit board according to claim 3, wherein the conductor block is a metal block formed by ball bonding type wire bonding.
【請求項5】 上下に相隣る前記導電体層の内の下層導
電体層を形成し、この下層導電体層上に前記導電体接続
部を形成した後、前記絶縁体層を形成し、前記導電体接
続部の頭部を機械的加工を行って前記頭部上に堆積した
前記絶縁体層の一部分を除去した後、上層導電体層を形
成することを特徴とする請求項1記載のプリント回路基
板の製造方法。
5. A lower conductor layer of the conductor layers which are vertically adjacent to each other is formed, the conductor connecting portion is formed on the lower conductor layer, and then the insulator layer is formed. 2. The upper conductor layer is formed after the head of the conductor connecting portion is mechanically processed to remove a part of the insulator layer deposited on the head. Method of manufacturing printed circuit board.
JP32626094A 1994-12-27 1994-12-27 Method for manufacturing printed circuit board Pending JPH08186384A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP32626094A JPH08186384A (en) 1994-12-27 1994-12-27 Method for manufacturing printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP32626094A JPH08186384A (en) 1994-12-27 1994-12-27 Method for manufacturing printed circuit board

Publications (1)

Publication Number Publication Date
JPH08186384A true JPH08186384A (en) 1996-07-16

Family

ID=18185787

Family Applications (1)

Application Number Title Priority Date Filing Date
JP32626094A Pending JPH08186384A (en) 1994-12-27 1994-12-27 Method for manufacturing printed circuit board

Country Status (1)

Country Link
JP (1) JPH08186384A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1154930A (en) * 1997-07-30 1999-02-26 Ngk Spark Plug Co Ltd Manufacture of multilayered wiring board
JP2013157585A (en) * 2012-01-26 2013-08-15 Sanei Kagaku Kk Printed wiring board and multilayer printed wiring board, and manufacturing methods of those

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1154930A (en) * 1997-07-30 1999-02-26 Ngk Spark Plug Co Ltd Manufacture of multilayered wiring board
JP2013157585A (en) * 2012-01-26 2013-08-15 Sanei Kagaku Kk Printed wiring board and multilayer printed wiring board, and manufacturing methods of those

Similar Documents

Publication Publication Date Title
US6664127B2 (en) Method of manufacturing multi-layer printed wiring board
CN113163622B (en) Thermoplastic polyimide subtraction process for ultrathin rigid-flexible printed circuit board
KR20010105366A (en) Method of manufacturing multilayer wiring board
JPH11186698A (en) Manufacture of circuit board, and circuit board
JP2864270B2 (en) Multilayer wiring board and method of manufacturing the same
JP4060629B2 (en) Method for forming plated through hole and method for manufacturing multilayer wiring board
JPH08186384A (en) Method for manufacturing printed circuit board
JPH03120892A (en) Multilayer printed circuit board and manufacture thereof
JPH1027952A (en) Printed wiring board and manufacture thereof
JPH1187912A (en) Manufacture of double-sided wiring board
JP4491159B2 (en) Manufacturing method of multilayer wiring board
JP2002185139A (en) Printed wiring board and its manufacturing method
JP2004103739A (en) Multilayer wiring board, material therefor, and method for manufacturing the same
JP3662892B2 (en) Printed wiring board manufacturing method and printed wiring board
JPH11289165A (en) Multilayer wiring board and method for manufacturing the same
JP2001144445A (en) Method for producing multilayer printed wiring board
JP2005109188A (en) Circuit board and multilayer board, and method for manufacturing circuit board and multilayer board
JPH01290279A (en) Wiring board and manufacture thereof
JP2750809B2 (en) Method of manufacturing thick film wiring board
JPH11284342A (en) Package and manufacture thereof
JP2000216546A (en) Laminated board having bottomed via hole
JP3855670B2 (en) Multilayer circuit board manufacturing method
JP3665036B2 (en) Printed wiring board manufacturing method and printed wiring board
JP2968731B2 (en) Method for producing anisotropic conductive film
JP2002185134A (en) Printed circuit board and its manufacturing method