JPH04248781A - High definition television receiver - Google Patents

High definition television receiver

Info

Publication number
JPH04248781A
JPH04248781A JP3014261A JP1426191A JPH04248781A JP H04248781 A JPH04248781 A JP H04248781A JP 3014261 A JP3014261 A JP 3014261A JP 1426191 A JP1426191 A JP 1426191A JP H04248781 A JPH04248781 A JP H04248781A
Authority
JP
Japan
Prior art keywords
signal
circuit
output
switching
definition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3014261A
Other languages
Japanese (ja)
Inventor
Toshihiro Miyoshi
敏博 三好
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP3014261A priority Critical patent/JPH04248781A/en
Publication of JPH04248781A publication Critical patent/JPH04248781A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To display other video image when no high definition television signal is inputted to a receiver for a high definition television signal. CONSTITUTION:A high definition television signal is inputted and a MUSE signal is inputted to the television receiver, and when no high definition television signal is inputted (no synchronizing signal), a synchronization detection circuit 12 detects it and a synchronizing signal outputted from a MUSE decode circuit 5 is utilized and a video image is switched to an output of a video signal generating circuit 13 and the output of the circuit 13 is fed to a high definition display device 11, from which the signal is reproduced thereby preventing no video image from being outputted.

Description

【発明の詳細な説明】[Detailed description of the invention]

【0001】0001

【産業上の利用分野】本発明は、高品位テレビジョン(
ハイビジョン)受信装置に関するものである。
[Industrial Application Field] The present invention is applicable to high-definition television (
This relates to a high-definition (high-definition) receiving device.

【0002】0002

【従来の技術】高品位テレビ(ハイビジョン)は、きめ
細かなテレビ画像を大画面のワイドスクリーンに表示す
ることにより現行のテレビ放送では得られない迫力と臨
場感などの新しい魅力を求めようとするもので、近年各
国とも関心が高まってきている。この高品位テレビは、
現行標準テレビの方式が走査線525本、アスペクト比
4:3であるのに対し、走査線1125本、アスペクト
比16:9である。
[Prior Art] High-definition television (high-definition) is a system that aims to display detailed television images on a large wide screen to provide new appeal such as power and realism that cannot be obtained with current television broadcasting. In recent years, interest has been increasing in all countries. This high-definition television
While the current standard television system has 525 scanning lines and an aspect ratio of 4:3, it has 1125 scanning lines and an aspect ratio of 16:9.

【0003】この、高品位テレビの信号を帯域圧縮する
一つの方法としてMUSE(Multiple  Su
bーNyquist  Sampling  Enco
ding)方式が日本放送協会(NHK)により提案さ
れている。 内容の詳細については、二宮佑一他『高品位テレビの衛
生1チャンネル伝送方式(MUSE)』(信学会、技術
報告、IE  84−72.1984)に示されている
MUSE (Multiple Su
b-Nyquist Sampling Enco
ding) system has been proposed by the Japan Broadcasting Corporation (NHK). Details of the content are given in Yuichi Ninomiya et al., "Satellite 1-channel Transmission System for High-Definition Television (MUSE)" (IEICE, Technical Report, IE 84-72.1984).

【0004】しかし、高品位テレビは、現行標準テレビ
に急激にとって変わるものではなく、両方のテレビ方式
が共存していくものと考えられる。このとき、高品位テ
レビジョン受信装置でも現行標準テレビの画像を受信・
再生する必要がある。
However, high-definition television will not suddenly replace the current standard television, and it is thought that both television systems will coexist. At this time, even high-definition television receivers can receive and receive images from the current standard television.
Need to play.

【0005】以下、図面を参照しながら上述した従来の
高品位テレビジョン受信装置の一例について説明する。
An example of the above-mentioned conventional high-definition television receiving apparatus will be described below with reference to the drawings.

【0006】第2図は、従来の高品位テレビジョン受信
装置のブロック図である。第2図において、1はハイビ
ジョン映像信号(G、B、RもしくはY、Pb、Pr)
を入力するハイビジョン映像入力端子、2はハイビジョ
ン同期信号(HD、VD)を入力するハイビジョン同期
入力端子、3はMUSE信号を入力するMUSE信号入
力端子、4は同期処理を行う同期処理回路、5はMUS
E信号をハイビジョン信号に変換するMUSEデコード
回路、6は前述のハイビジョン映像信号とMUSEデコ
ード回路の5の映像出力信号を切り換える切り換え回路
A、7は前述のハイビジョン同期信号とMUSEデコー
ド回路5の同期出力信号を切り換える切り換え回路B、
15は第1および第2のハイビジョン信号を選択する選
択回路、8は選択回路15の出力により前述の切り替え
回路6、7に切り換え信号を出力する切り換え信号発生
回路、9は前述の切り換え回路6の映像出力信号を増幅
する映像増幅回路、10は前述の切り換え回路7の同期
出力信号により水平、垂直の偏向を行う偏向回路、11
は前述の映像増幅回路9の出力を映出する高品位ディス
プレィである。
FIG. 2 is a block diagram of a conventional high-definition television receiver. In Figure 2, 1 is a high-definition video signal (G, B, R or Y, Pb, Pr)
2 is a high-definition synchronization input terminal for inputting a high-definition synchronization signal (HD, VD), 3 is a MUSE signal input terminal for inputting a MUSE signal, 4 is a synchronization processing circuit for performing synchronization processing, and 5 is a high-definition video input terminal for inputting MUS
A MUSE decoding circuit converts the E signal into a high-definition signal, 6 is a switching circuit A that switches between the high-definition video signal and the video output signal of the MUSE decoding circuit 5, and 7 is a synchronous output of the high-definition synchronization signal and the MUSE decoding circuit 5. switching circuit B for switching signals;
15 is a selection circuit that selects the first and second high-definition signals; 8 is a switching signal generation circuit that outputs a switching signal to the switching circuits 6 and 7 based on the output of the selection circuit 15; 9 is a switching circuit of the switching circuit 6; a video amplification circuit that amplifies the video output signal; 10 is a deflection circuit that performs horizontal and vertical deflection based on the synchronized output signal of the switching circuit 7; 11;
is a high-quality display that displays the output of the video amplification circuit 9 described above.

【0007】以上のように構成された高品位テレビジョ
ン受信装置について以下その動作について説明する。ハ
イビジョン映像入力端子1より第1のハイビジョン映像
信号(G、B、RもしくはY、Pb、Pr)が入力され
る。また、ハイビジョン同期入力端子2よりハイビジョ
ン同期信号(HD、VD)が入力される。同期処理回路
4では前述の同期信号入力端子2より同期信号が映像信
号入力端子より映像信号が入力される。同期信号が映像
信号に付加されている場合は映像信号より同期分離を行
い、同期信号が入力された場合はそのまま第1のハイビ
ジョン同期信号[水平信号(HD)、垂直信号(VD)
]を出力する。一方MUSE信号端子3よりMUSE信
号が入力される。MUSEデコード回路5では前述のM
USE信号を第2のハイビジョン映像信号、第2のハイ
ビジョン同期信号に変換する。切り換え回路6は、前述
の第1のハイビジョン映像信号と第2のハイビジョン映
像信号とを切り換えて出力する。同様に、切り換え回路
7は、前述の第1のハイビジョン同期信号と第2のハイ
ビジョン同期信号とを切り換えて出力する。選択回路1
5で第1、第2のハイビジョン信号を選択する。切り換
え信号発生回路8は、選択回路15により選択された信
号が出力するよう前述の切り換え回路6、7に切り替え
信号を発生する。映像増幅回路9は、切り替え回路6の
出力される映像信号を、コントラスト、ブライト調整し
た後、増幅し出力する。偏向回路10は、前述切り替え
回路7より出力される同期信号(水平信号、垂直信号)
よりそれぞれ水平偏向、垂直偏向の同期をとり高品位デ
ィスプレィ11に前述の映像増幅回路の出力を映出する
The operation of the high-definition television receiving apparatus configured as described above will be explained below. A first high-definition video signal (G, B, R or Y, Pb, Pr) is input from a high-definition video input terminal 1 . Furthermore, a high-definition synchronization signal (HD, VD) is input from the high-definition synchronization input terminal 2 . In the synchronization processing circuit 4, a synchronization signal is inputted from the aforementioned synchronization signal input terminal 2, and a video signal is inputted from the video signal input terminal. If a synchronization signal is added to the video signal, the synchronization is separated from the video signal, and if the synchronization signal is input, it is directly transmitted to the first high-definition synchronization signal [horizontal signal (HD), vertical signal (VD)]
] is output. On the other hand, a MUSE signal is input from the MUSE signal terminal 3. In the MUSE decoding circuit 5, the above-mentioned M
The USE signal is converted into a second high-definition video signal and a second high-definition synchronization signal. The switching circuit 6 switches and outputs the aforementioned first high-definition video signal and second high-definition video signal. Similarly, the switching circuit 7 switches and outputs the aforementioned first high-definition synchronization signal and second high-definition synchronization signal. Selection circuit 1
Step 5 selects the first and second high-definition signals. The switching signal generating circuit 8 generates switching signals to the aforementioned switching circuits 6 and 7 so that the signal selected by the selection circuit 15 is outputted. The video amplification circuit 9 amplifies and outputs the video signal output from the switching circuit 6 after adjusting contrast and brightness. The deflection circuit 10 receives synchronizing signals (horizontal signals, vertical signals) output from the switching circuit 7 described above.
The horizontal and vertical deflections are then synchronized and the output of the video amplification circuit described above is displayed on the high quality display 11.

【0008】[0008]

【発明が解決しようとする課題】しかしながら、前記の
ような構成では、ハイビジョン映像信号、ハイビジョン
同期信号がない場合、映像が何も映出されないため、信
号がないのかハイビジョン受信装置が故障しているのか
わからないという課題があった。
[Problem to be Solved by the Invention] However, in the above-described configuration, if there is no high-definition video signal or high-definition synchronization signal, no video is displayed, which means that either there is no signal or the high-definition receiving device is malfunctioning. The problem was that I didn't know what to do.

【0009】本発明は、同期信号がなかった場合でも映
像信号を出力し、映像が何も映出されないことを防止し
ようとするのである。
The present invention aims to output a video signal even in the absence of a synchronization signal, thereby preventing no video from being displayed.

【0010】0010

【課題を解決するための手段】上記問題点を解決するた
め、本発明は、同期信号検出回路と、同期信号を切り換
える特定の映像信号を発生する映像信号発生回路と、高
品位テレビジョン信号と特定の映像信号を切換えて出力
する切り換え回路を設け、同期信号がない場合、特定の
映像信号を発生させ表示するという構成を備えたもので
ある。
[Means for Solving the Problems] In order to solve the above problems, the present invention provides a synchronization signal detection circuit, a video signal generation circuit that generates a specific video signal for switching the synchronization signal, and a high-definition television signal. A switching circuit that switches and outputs a specific video signal is provided, and when there is no synchronization signal, a specific video signal is generated and displayed.

【0011】[0011]

【作用】本発明は、前記した構成により、同期信号検出
回路で同期信号の有無を検出し、同期信号がない場合は
、切り換え回路の出力を、MUSEデコード回路より発
生する同期信号に切り換え、さらに映像信号も映像信号
発生回路の出力に切り替え、映像を映出する。
[Operation] With the above-described configuration, the present invention detects the presence or absence of a synchronization signal with the synchronization signal detection circuit, and when there is no synchronization signal, switches the output of the switching circuit to the synchronization signal generated by the MUSE decoding circuit. The video signal is also switched to the output of the video signal generation circuit, and the video is displayed.

【0012】0012

【実施例】以下本発明の一実施例の高品位テレビジョン
受信装置について図面を参照しながら説明する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS A high-definition television receiving apparatus according to an embodiment of the present invention will be described below with reference to the drawings.

【0013】第1図は、本発明の一実施例における高品
位テレビジョン受信装置のブロック図である。第1図に
おいて、1は第1のハイビジョン映像信号(G、B、R
もしくはY、Pb、Pr)を入力するハイビジョン映像
入力端子、2は第1のハイビジョン同期信号(HD、V
D)を入力するハイビジョン同期入力端子、3はMUS
E信号を入力するハイビジョン同期入力端子、3はMU
SE信号を入力するMUSE信号入力端子、4は同期処
理を行う同期処理回路、5はMUSE信号を第2のハイ
ビジョン信号に変換するMUSEデコード回路、6は前
述のハイビジョン映像信号とMUSEデコード回路5の
映像出力信号を切り換える切り換え回路、7は前述のハ
イビジョン同期信号とMUSEデコード回路5の同期出
力信号を切り換える切り換え回路、8は前述の切り換え
回路6、7に切り換え信号を出力する切り換え信号発生
回路、9は前述の切り換え回路6の映像出力信号を増幅
する映像増幅回路、10は前述の切り換え回路7の同期
出力信号により水平、垂直の偏向を行う偏向回路、11
は前述の映像増幅回路9の出力を映出する高品位ディス
プレィ、12は同期処理回路4の出力より同期信号の有
無を検出する同期検出回路、13は特定の映像信号を発
生する映像信号発生回路、14はハイビジョン映像信号
と前述の映像信号と前述の映像信号発生回路13の出力
を切り換える切り換え回路14、15は第1および第2
のハイビジョン信号を選択する選択回路である。
FIG. 1 is a block diagram of a high-definition television receiving apparatus according to an embodiment of the present invention. In FIG. 1, 1 indicates a first high-definition video signal (G, B, R
or Y, Pb, Pr), and 2 is the first high-definition synchronization signal (HD, V
D), high-definition synchronization input terminal for input, 3 is MUS
High-definition synchronization input terminal for inputting E signal, 3 is MU
4 is a synchronization processing circuit that performs synchronization processing; 5 is a MUSE decoding circuit that converts the MUSE signal into a second high-definition signal; 6 is a connection between the aforementioned high-definition video signal and MUSE decoding circuit 5; 7 is a switching circuit that switches the video output signal; 7 is a switching circuit that switches between the high-definition synchronization signal and the synchronous output signal of the MUSE decoding circuit 5; 8 is a switching signal generation circuit that outputs a switching signal to the switching circuits 6 and 7; 9 10 is a video amplification circuit that amplifies the video output signal of the switching circuit 6 described above; 10 is a deflection circuit that performs horizontal and vertical deflection according to the synchronized output signal of the switching circuit 7; 11
12 is a synchronization detection circuit that detects the presence or absence of a synchronization signal from the output of the synchronization processing circuit 4; and 13 is a video signal generation circuit that generates a specific video signal. , 14 are switching circuits 14 and 15 for switching between a high-definition video signal, the aforementioned video signal, and the output of the aforementioned video signal generation circuit 13, and 15 are first and second switching circuits.
This is a selection circuit that selects high-definition signals.

【0014】上記のように構成された高品位テレビジョ
ン受信装置について以下、第1図を用いてその動作につ
いて説明する。ハイビジョン映像入力端子1より第1の
ハイビジョン映像信号(G、B、RもしくはY、Pb、
Pr)が入力される。また、ハイビジョン同期入力端子
2より第1のハイビジョン同期信号(HD、VD)が入
力される。同期処理回路4には前述の同期信号入力端子
2より同期信号が、映像信号入力端子1より映像信号が
入力される。同期信号が映像信号に付加されている場合
は映像信号より同期分離を行い、同期信号が入力された
場合はそのまま第1のハイビジョン同期信号[水平信号
(HD)、垂直信号(VD)]を出力する。
The operation of the high-definition television receiving apparatus configured as described above will be explained below with reference to FIG. The first high-definition video signal (G, B, R or Y, Pb,
Pr) is input. Further, a first high-definition synchronization signal (HD, VD) is input from the high-definition synchronization input terminal 2. A synchronization signal is input to the synchronization processing circuit 4 from the synchronization signal input terminal 2 described above, and a video signal is input from the video signal input terminal 1. If a synchronization signal is added to the video signal, the synchronization is separated from the video signal, and if a synchronization signal is input, the first high-definition synchronization signal [horizontal signal (HD), vertical signal (VD)] is output as is. do.

【0015】MUSE信号端子3よりMUSE信号が入
力される。MUSEデコード回路5では前述のMUSE
信号を第2のハイビジョン映像信号、第2のハイビジョ
ン同期信号に変換する、また入力信号がないときでも同
期信号は常に出力する。切り換え回路6は、前述の第1
のハイビジョン映像信号と第2のハイビジョン映像信号
とを切り換えて出力する。同様に、切り換え回路7は、
前述の第1のハイビジョン同期信号と第2のハイビジョ
ン同期信号とを切り換えて出力する。映像信号発生回路
13は、たとえばオンスクリーンのような特定の映像信
号を発生する。
A MUSE signal is input from the MUSE signal terminal 3. In the MUSE decoding circuit 5, the above-mentioned MUSE
The signal is converted into a second high-definition video signal and a second high-definition synchronization signal, and the synchronization signal is always output even when there is no input signal. The switching circuit 6 is the first
The high-definition video signal and the second high-definition video signal are switched and output. Similarly, the switching circuit 7 is
The first high-definition synchronization signal and the second high-definition synchronization signal described above are switched and output. The video signal generation circuit 13 generates a specific video signal, such as an on-screen video signal.

【0016】また、切り換え回路14は、前述の切り換
え回路6の出力と映像信号発生回路13の出力とを切り
換えて出力する。選択回路15で第1、第2のハイビジ
ョン信号を選択する。切り換え信号発生回路8は、選択
回路15により選択された信号が出力するよう切り換え
回路6、7、13に切り換え信号を発生する。ここで、
同期検出回路12は前述の同期処理回路4の出力信号(
水平信号、垂直信号)の有無を検出し、切り換え信号発
生回路8に出力する。
Furthermore, the switching circuit 14 switches between the output of the switching circuit 6 and the output of the video signal generation circuit 13 and outputs the same. A selection circuit 15 selects the first and second high-definition signals. The switching signal generating circuit 8 generates switching signals to the switching circuits 6, 7, and 13 so that the signal selected by the selection circuit 15 is outputted. here,
The synchronization detection circuit 12 receives the output signal (
The presence or absence of horizontal signals and vertical signals is detected and output to the switching signal generation circuit 8.

【0017】切り換え信号発生回路8は、選択回路15
で第1のハイビジョン信号が選択され、かつ前述の同期
検出回路12で同期信号がない場合は、切り替え回路7
で2の同期信号が選択されるよう、さらに切り換え回路
14で前述の映像信号発生回路13の出力が選択される
よう切り換え信号を発生する。
The switching signal generation circuit 8 includes a selection circuit 15
If the first high-definition signal is selected in and there is no synchronization signal in the synchronization detection circuit 12, the switching circuit 7
The switching circuit 14 generates a switching signal so that the second synchronizing signal is selected, and the switching circuit 14 selects the output of the video signal generating circuit 13 described above.

【0018】次に選択回路15で第1のハイビジョン信
号が選択され、かつ前述の同期検出回路12で同期信号
がある場合は、切り換え回路6で第1のハイビジョン信
号が、切り換え回路7で第1の同期信号が、切り換え回
路14で切り換え回路6の出力が選択されるよう切り換
え信号を発生する。
Next, when the selection circuit 15 selects the first high-definition signal and the synchronization detection circuit 12 has a synchronization signal, the switching circuit 6 selects the first high-definition signal, and the switching circuit 7 selects the first high-definition signal. The synchronizing signal generates a switching signal such that the output of the switching circuit 6 is selected in the switching circuit 14.

【0019】次に選択回路15で、MUSE信号が選択
された場合は、切り換え回路6で第2のハイビジョン信
号が、切り換え回路7で第2の同期信号が、切り換え回
路14で切り換え回路6の出力が選択されるよう切り換
え信号を発生する。
Next, when the selection circuit 15 selects the MUSE signal, the switching circuit 6 selects the second high-definition signal, the switching circuit 7 selects the second synchronization signal, and the switching circuit 14 selects the output of the switching circuit 6. A switching signal is generated so that the

【0020】以上のように、本実施例によれば、同期信
号検出回路12と映像信号発生回路13と切り換え回路
14を設け、同期信号がない場合は、映像信号発生回路
13の出力を選択して特定の映像信号を発生させること
により、映像が何も映出されないことや乱れた映像が映
出されてしまうことを防ぐ事ができる。
As described above, according to this embodiment, the synchronization signal detection circuit 12, the video signal generation circuit 13, and the switching circuit 14 are provided, and when there is no synchronization signal, the output of the video signal generation circuit 13 is selected. By generating a specific video signal, it is possible to prevent no video from being displayed or from displaying a distorted video.

【0021】[0021]

【発明の効果】以上のように、本発明によれば、同期信
号検出回路と映像信号発生回路と切り換え回路を設ける
事により、同期信号がない場合でも、自動的に信号を切
り換えディスプレィ11に特定の映像信号を映出する。
As described above, according to the present invention, by providing a synchronization signal detection circuit, a video signal generation circuit, and a switching circuit, the signal can be automatically switched and specified to the display 11 even when there is no synchronization signal. Displays the video signal of

【図面の簡単な説明】[Brief explanation of the drawing]

【図1】本発明の一実施例における高品位テレビジョン
受信装置のブロック図
FIG. 1 is a block diagram of a high-definition television receiver according to an embodiment of the present invention.

【図2】従来の高品位テレビジョン受信装置のブロック
図である。
FIG. 2 is a block diagram of a conventional high-definition television receiver.

【符号の説明】[Explanation of symbols]

1  ハイビジョン映像入力端子 2  ハイビジョン同期入力端子 3  MUSE信号入力端子 4  同期処理回路 5  MUSEデコード回路 6  切り換え回路 7  切り換え回路 8  切り替え信号発生回路 9  映像増幅回路 10  偏向回路 11  高品位ディスプレィ 12  同期信号検出回路 13  映像信号発生回路 14  切り換え回路 15  選択回路 1 High-definition video input terminal 2 High-definition sync input terminal 3 MUSE signal input terminal 4 Synchronous processing circuit 5 MUSE decoding circuit 6 Switching circuit 7 Switching circuit 8 Switching signal generation circuit 9 Video amplification circuit 10 Deflection circuit 11 High quality display 12 Synchronous signal detection circuit 13 Video signal generation circuit 14 Switching circuit 15 Selection circuit

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】第1の高品位テレビジョン信号から同期分
離を行う同期処理回路と、MUSE信号を第2の高品位
テレビジョン信号に変換するMUSEデコード回路と、
前述第1の高品位テレビジョン信号と第2の高品位テレ
ビジョン信号の映像信号を切り替える第1の切り換え回
路と、同期処理回路の出力とMUSEデコード回路の出
力の同期信号を切り換える第2の切り換え回路と、特定
の映像信号を発生する映像信号発生回路と、前途の第1
の切り換え回路の出力と前述の映像信号発生回路の出力
を切り換える第3の切り換え回路と、上記第1および第
2の高品位テレビジョン信号を選択する選択回路と、同
期処理回路の出力より同期信号の有無を検出する同期信
号検出回路と、上記選択回路の出力並びに同期信号検出
回路の出力に基いて第1、第2、第3、の切り換え回路
に切り換え信号を発生する切り換え信号発生回路と、前
述の第三の切り換え回路の出力である映像信号を増幅す
る映像信号増幅回路と、同期信号に基いて偏向信号を発
生する偏向回路とを備え、第1の高品位テレビジョン信
号を選択し、かつ同期信号検出回路の出力である検出信
号により同期信号が無い場合は同期信号を切り換える第
2の切り換え回路をMUSEデコード回路の出力である
第2の高品位テレビジョン信号に切り換え、上記映像信
号発生回路から出力される特定の映像信号を高品位ディ
スプレィに映出する高品位テレビジョン受信装置。
1. A synchronization processing circuit that performs synchronization separation from a first high-definition television signal, and a MUSE decoding circuit that converts a MUSE signal into a second high-definition television signal.
A first switching circuit that switches the video signals of the first high-definition television signal and the second high-definition television signal, and a second switching circuit that switches the synchronization signal of the output of the synchronization processing circuit and the output of the MUSE decoding circuit. circuit, a video signal generation circuit that generates a specific video signal, and the first step in the future.
a third switching circuit that switches between the output of the switching circuit and the output of the video signal generation circuit, a selection circuit that selects the first and second high-definition television signals, and a synchronization signal from the output of the synchronization processing circuit. a synchronous signal detection circuit that detects the presence or absence of the synchronous signal detection circuit, and a switching signal generation circuit that generates switching signals to the first, second, and third switching circuits based on the output of the selection circuit and the output of the synchronous signal detection circuit; comprising a video signal amplification circuit that amplifies the video signal that is the output of the third switching circuit described above, and a deflection circuit that generates a deflection signal based on the synchronization signal, and selects the first high-definition television signal; And if there is no synchronization signal according to the detection signal output from the synchronization signal detection circuit, the second switching circuit for switching the synchronization signal is switched to the second high-definition television signal output from the MUSE decoding circuit, and the video signal is generated. A high-definition television receiver that projects a specific video signal output from a circuit on a high-definition display.
JP3014261A 1991-02-05 1991-02-05 High definition television receiver Pending JPH04248781A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3014261A JPH04248781A (en) 1991-02-05 1991-02-05 High definition television receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3014261A JPH04248781A (en) 1991-02-05 1991-02-05 High definition television receiver

Publications (1)

Publication Number Publication Date
JPH04248781A true JPH04248781A (en) 1992-09-04

Family

ID=11856150

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3014261A Pending JPH04248781A (en) 1991-02-05 1991-02-05 High definition television receiver

Country Status (1)

Country Link
JP (1) JPH04248781A (en)

Similar Documents

Publication Publication Date Title
EP0660601B1 (en) Video processing circuit for a simultaneous display of two pictures
JPH02237280A (en) Standard/high definition television receiver
JPH0348587A (en) Wide picture/regular picture television signal receiver
JPH0824355B2 (en) Television receiver
JPS63146672A (en) Television receiver
JP2615601B2 (en) Television receiver
JPH04248781A (en) High definition television receiver
JPH02107080A (en) Television receiver
KR0152820B1 (en) Apparatus for double screen of television
JP2725376B2 (en) Television receiver
JPH04189087A (en) High definition television receiver
KR0162351B1 (en) Interface circuit for pal plus tv set and v.c.r
JPH0438628Y2 (en)
JPH02217085A (en) Television image receiver including teletext receiver
KR19990013440U (en) TV screen control that changes according to voice frequency
JPH11252582A (en) Television receiver
JPH02248178A (en) High definition television display device
JPH08275080A (en) Wide television receiver
JP2002158939A (en) Television receiver dealing with digital broadcasting
JPH1013759A (en) Television receiver
JPS60180286A (en) Televison receiver
KR20010063359A (en) Display apparatus
JPH06125498A (en) Multi-picture processing circuit for multi-picture display television receiver
JPH11243513A (en) Teletext receiver
JPH04328979A (en) Moving adaptive type interpolation circuit