CN104539413B - Based on the Chen type hyperchaotic system circuit containing y side of memristor - Google Patents

Based on the Chen type hyperchaotic system circuit containing y side of memristor Download PDF

Info

Publication number
CN104539413B
CN104539413B CN201410724496.7A CN201410724496A CN104539413B CN 104539413 B CN104539413 B CN 104539413B CN 201410724496 A CN201410724496 A CN 201410724496A CN 104539413 B CN104539413 B CN 104539413B
Authority
CN
China
Prior art keywords
pin
multiplier
resistance
connects
operational amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410724496.7A
Other languages
Chinese (zh)
Other versions
CN104539413A (en
Inventor
徐刚
宋坤
徐洪金
冯会忠
李源峰
王宝瑞
朱坤振
丁扬
孙鹏
陈桂萍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Corp of China SGCC
Jining Power Supply Co of State Grid Shandong Electric Power Co Ltd
Original Assignee
State Grid Corp of China SGCC
Jining Power Supply Co of State Grid Shandong Electric Power Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Corp of China SGCC, Jining Power Supply Co of State Grid Shandong Electric Power Co Ltd filed Critical State Grid Corp of China SGCC
Priority to CN201610101526.8A priority Critical patent/CN105515756B/en
Priority to CN201410724496.7A priority patent/CN104539413B/en
Publication of CN104539413A publication Critical patent/CN104539413A/en
Application granted granted Critical
Publication of CN104539413B publication Critical patent/CN104539413B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/001—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals

Abstract

The present invention relates to a kind of construction method and circuit of the Chen type hyperchaotic system containing y side based on memristor, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, utilize the memristor model that operational amplifier U6 and multiplier U7 and multiplier U8 realizes in the present invention, operational amplifier U1 concatenation operation amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 concatenation operation amplifier U3 and multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, the present invention is on the basis of the Chen type chaos system containing y side, utilize one to recall resistance element increase one dimension and form four-dimensional hyperchaotic system, propose the new method that memristor is applied to hyperchaotic system.

Description

Based on the Chen type hyperchaotic system circuit containing y side of memristor
Technical field
The present invention relates to a kind of chaos system and circuit realiration, particularly a kind of construction method containing the Chen type hyperchaotic system of y side based on memristor and circuit.
Background technology
Current, construct the method for four dimension ultra-chaos mainly on the basis of three-dimensional chaotic system, increase one dimension and form four-dimensional hyperchaotic system, memristor was as the newfound physical component in HP Lab in 2008, the Cai Shi diode in cai's circuit can be replaced to form four dimensional chaos system, will form hyperchaos in cai's circuit then needs 2 to recall resistance element, therefore five dimensions or five are needed to tie up above system, having, the circuit system realizing hyperchaos in the four-dimensional system recalling resistance element is also fewer, the method that memristor is applied to four-dimensional hyperchaotic system is not also suggested, this is the deficiencies in the prior art parts.
Summary of the invention
The technical problem to be solved in the present invention is to provide a kind of construction method and circuit of the Chen type hyperchaotic system containing y side based on memristor:
1., based on the construction method of the Chen type hyperchaotic system containing y side of memristor, it is characterized in that, comprise the following steps:
(1) the Chen type chaos system i containing y side is:
d x / d t = a ( y - x ) d y / d t = ( c - a ) x + c y - x z d z / d t = y 2 - b z a = 35 , b = 3 , c = 28 - - - i
In formula, x, y, z are state variable;
(2) to be magnetic control memristor model ii be described memristor:
Wherein represent that magnetic control recalls resistance, represent magnetic flux, m, n are parameters;
(3) must recall the magnetic control memristor model differentiate of ii and lead device model iii and be:
represent that magnetic control is recalled to lead, m, n are parameters;
(4) magnetic control recalled lead device model iii as unidimensional system variable, be added on first equation containing the Chen type chaos system i of y side, obtain a kind of Chen type hyperchaotic system iv containing y side based on memristor:
d x / d t = a ( y - x ) + k y W ( u ) d y / d t = ( c - a ) x + c y - x z d z / d t = y 2 - b z d u / d t = y - - - i v
In formula, x, y, z, u are state variable, parameter value a=35, b=3, c=28, m=8, n=0.006, k=1;
(5) based on the circuit of system iv structure, operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity is utilized to realize addition, anti-phase and integral operation, utilize the multiplying that multiplier U4 and multiplier U5 realizes in system, operational amplifier U6 and multiplier U7, multiplier U8 and electric capacity is utilized to realize described memristor model, described operational amplifier U1, U2 and U3 adopt LF347BN, described multiplier U4, U5, U7 and U8 adopt AD633JN, and described operational amplifier U6 adopts LF353N;
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 8th pin of the 3rd pin concatenation operation amplifier U2, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1.
2. magnetic control memristor described in is realized by operational amplifier U6 and multiplier U7 and multiplier U8, and described operational amplifier U6 concatenation operation amplifier U1 and multiplier U7 and multiplier U8, multiplier U7 connect multiplier U8, multiplier U8 concatenation operation amplifier U2;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 8th pin of resistance R8 concatenation operation amplifier U2, be connected the 13rd pin of U1 by resistance R8 with Rx2, be connected the 13rd pin of U1 by resistance R8 with Rx3,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,8th pin of the 1st pin direct concatenation operation amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
3. based on the Chen type hyperchaotic system circuit containing y side of memristor, it is characterized in that, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, operational amplifier U6 and multiplier U7 and multiplier U8 is utilized to realize described memristor model, operational amplifier U1 concatenation operation amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 connects multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 8th pin of the 3rd pin concatenation operation amplifier U2, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 8th pin of resistance R8 concatenation operation amplifier U2, be connected the 13rd pin of U1 by resistance R8 with Rx2, be connected the 13rd pin of U1 by resistance R8 with Rx3,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,8th pin of the 1st pin direct concatenation operation amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
Beneficial effect: the present invention, on the basis of the Chen type chaos system containing y side, utilizes one to recall resistance element increase one dimension and forms four-dimensional hyperchaotic system, propose the new method that memristor is applied to hyperchaotic system.
Accompanying drawing explanation
Fig. 1 is the circuit connection structure schematic diagram of the preferred embodiment of the present invention.
Fig. 2 realizes in the present invention recalling the actual connection layout of the circuit of leading device.
Fig. 3 is the actual connection layout of circuit of operational amplifier U1.
Fig. 4 is the actual connection layout of circuit of multiplier U4 and operational amplifier U2.
Fig. 5 is the actual connection layout of circuit of multiplier U5 and operational amplifier U3.
Embodiment
Below in conjunction with accompanying drawing and preferred embodiment, the present invention is further described in detail, see Fig. 1-Fig. 5.
1., based on the construction method of the Chen type hyperchaotic system containing y side of memristor, it is characterized in that, comprise the following steps:
(1) the Chen type chaos system i containing y side is:
d x / d t = a ( y - x ) d y / d t = ( c - a ) x + c y - x z d z / d t = y 2 - b z a = 35 , b = 3 , c = 28 - - - i
In formula, x, y, z are state variable;
(2) to be magnetic control memristor model ii be described memristor:
Wherein represent that magnetic control recalls resistance, represent magnetic flux, m, n are parameters;
(3) must recall the magnetic control memristor model differentiate of ii and lead device model iii and be:
represent that magnetic control is recalled to lead, m, n are parameters;
(4) magnetic control recalled lead device model iii as unidimensional system variable, be added on first equation containing the Chen type chaos system i of y side, obtain a kind of Chen type hyperchaotic system iv containing y side based on memristor:
d x / d t = a ( y - x ) + k y W ( u ) d y / d t = ( c - a ) x + c y - x z d z / d t = y 2 - b z d u / d t = y - - - i v
In formula, x, y, z, u are state variable, parameter value a=35, b=3, c=28, m=8, n=0.006, k=1;
(5) based on the circuit of system iv structure, operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity is utilized to realize addition, anti-phase and integral operation, utilize the multiplying that multiplier U4 and multiplier U5 realizes in system, operational amplifier U6 and multiplier U7, multiplier U8 and electric capacity is utilized to realize described memristor model, described operational amplifier U1, U2 and U3 adopt LF347BN, described multiplier U4, U5, U7 and U8 adopt AD633JN, and described operational amplifier U6 adopts LF353N;
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 8th pin of the 3rd pin concatenation operation amplifier U2, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1.
2. magnetic control memristor described in is realized by operational amplifier U6 and multiplier U7 and multiplier U8, and described operational amplifier U6 concatenation operation amplifier U1 and multiplier U7 and multiplier U8, multiplier U7 connect multiplier U8, multiplier U8 concatenation operation amplifier U2;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 8th pin of resistance R8 concatenation operation amplifier U2, be connected the 13rd pin of U1 by resistance R8 with Rx2, be connected the 13rd pin of U1 by resistance R8 with Rx3,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,8th pin of the 1st pin direct concatenation operation amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
3. based on the Chen type hyperchaotic system circuit containing y side of memristor, it is characterized in that, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, operational amplifier U6 and multiplier U7 and multiplier U8 is utilized to realize described memristor model, operational amplifier U1 concatenation operation amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 connects multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 8th pin of the 3rd pin concatenation operation amplifier U2, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 8th pin of resistance R8 concatenation operation amplifier U2, be connected the 13rd pin of U1 by resistance R8 with Rx2, be connected the 13rd pin of U1 by resistance R8 with Rx3,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,8th pin of the 1st pin direct concatenation operation amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
Certainly, above-mentioned explanation is not to the restriction of invention, and the present invention is also not limited only to above-mentioned citing, and the change that those skilled in the art make in essential scope of the present invention, remodeling, interpolation or replacement, also belong to protection scope of the present invention.

Claims (1)

1. based on the Chen type hyperchaotic system circuit containing y side of memristor, it is characterized in that, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, operational amplifier U6 and multiplier U7 and multiplier U8 is utilized to realize described memristor model, operational amplifier U1 concatenation operation amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 connects multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 8th pin of the 3rd pin concatenation operation amplifier U2, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 8th pin of resistance R8 concatenation operation amplifier U2, be connected the 13rd pin of U1 by resistance R8 with Rx2, be connected the 13rd pin of U1 by resistance R8 with Rx3,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,8th pin of the 1st pin direct concatenation operation amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
CN201410724496.7A 2014-12-03 2014-12-03 Based on the Chen type hyperchaotic system circuit containing y side of memristor Expired - Fee Related CN104539413B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201610101526.8A CN105515756B (en) 2014-12-03 2014-12-03 The construction method of the Chen type hyperchaotic systems containing the side y based on memristor
CN201410724496.7A CN104539413B (en) 2014-12-03 2014-12-03 Based on the Chen type hyperchaotic system circuit containing y side of memristor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410724496.7A CN104539413B (en) 2014-12-03 2014-12-03 Based on the Chen type hyperchaotic system circuit containing y side of memristor

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201610101526.8A Division CN105515756B (en) 2014-12-03 2014-12-03 The construction method of the Chen type hyperchaotic systems containing the side y based on memristor

Publications (2)

Publication Number Publication Date
CN104539413A CN104539413A (en) 2015-04-22
CN104539413B true CN104539413B (en) 2016-04-27

Family

ID=52854885

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201610101526.8A Expired - Fee Related CN105515756B (en) 2014-12-03 2014-12-03 The construction method of the Chen type hyperchaotic systems containing the side y based on memristor
CN201410724496.7A Expired - Fee Related CN104539413B (en) 2014-12-03 2014-12-03 Based on the Chen type hyperchaotic system circuit containing y side of memristor

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201610101526.8A Expired - Fee Related CN105515756B (en) 2014-12-03 2014-12-03 The construction method of the Chen type hyperchaotic systems containing the side y based on memristor

Country Status (1)

Country Link
CN (2) CN105515756B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105099658B (en) * 2015-09-01 2017-07-04 珠海横琴鲲鹏新能源环保科技有限公司 A kind of wing chaos system circuit of singly balanced point four containing double absolute values
CN105490800B (en) * 2016-01-07 2018-11-02 苏州大学 A kind of chaos circuit of second-order differential square complexity

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102970128A (en) * 2012-10-29 2013-03-13 滨州学院 Method for achieving automatic switching of seven Chen type chaotic systems and analog circuit
CN103872986A (en) * 2013-12-20 2014-06-18 广西大学 Memristor-based Duffing-van der Pol oscillating circuit
CN104009748A (en) * 2014-06-13 2014-08-27 西南大学 Memristor hyperchaos system and circuit with abundant dynamic behaviors
CN204272145U (en) * 2014-12-03 2015-04-15 滨州学院 Based on the Chen type hyperchaotic system circuit containing y side of memristor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102970128A (en) * 2012-10-29 2013-03-13 滨州学院 Method for achieving automatic switching of seven Chen type chaotic systems and analog circuit
CN103872986A (en) * 2013-12-20 2014-06-18 广西大学 Memristor-based Duffing-van der Pol oscillating circuit
CN104009748A (en) * 2014-06-13 2014-08-27 西南大学 Memristor hyperchaos system and circuit with abundant dynamic behaviors
CN204272145U (en) * 2014-12-03 2015-04-15 滨州学院 Based on the Chen type hyperchaotic system circuit containing y side of memristor

Also Published As

Publication number Publication date
CN105515756B (en) 2018-08-07
CN105515756A (en) 2016-04-20
CN104539413A (en) 2015-04-22

Similar Documents

Publication Publication Date Title
CN104378197B (en) Based on construction method and the circuit of the Lorenz type hyperchaotic system containing x side of memristor
CN104486061A (en) Construction method and circuit of classic Lorenz hyper-chaos system based on memristor
CN104468082A (en) Construction method and circuit of Lorenz type hyperchaotic system with y power based on memristor
CN104393986A (en) Memristor based four-wing hyper-chaos system establishing method and circuit implementation
CN104811296A (en) Method for building Lorenz super-chaos system beneficial for ultimate frontier estimation and circuit
CN104883250A (en) Lorenz-type hyperchaotic system construction method used for ultimate boundary estimation and circuit thereof
CN104539414A (en) Simplest five-item chaotic system and circuit implementation method thereof
CN104202150B (en) Based on 0.2 rank Chen chaos system circuit of chain type fractional order integration circuit module
CN204272145U (en) Based on the Chen type hyperchaotic system circuit containing y side of memristor
CN104836658A (en) Lorenz type hyperchaotic system construction method and circuit with different feedback and convenient for ultimate boundary estimation
CN204272146U (en) Based on the classical Lorenz hyperchaotic system circuit of memristor
CN104092532B (en) Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit
CN104539413B (en) Based on the Chen type hyperchaotic system circuit containing y side of memristor
CN105577358A (en) Construction method of memristor-based Lu type hyper-chaotic system including y party
CN104468077A (en) Construction method and circuit of Lu type hyperchaotic system with y power based on memristor
CN104468079B (en) Based on construction method and the circuit of the classical Chen hyperchaotic system of memristor
CN104883251A (en) Lorenz-type hyperchaotic system construction method convenient for ultimate boundary estimation and circuit thereof
CN104883252A (en) Lorenz type hyper-chaos system construction method and circuit with different variable and easy ultimate boundary estimation
CN204290990U (en) Based on the classical Lu hyperchaotic system circuit of memristor
CN204272144U (en) Based on the Lorenz type hyperchaotic system circuit containing y side of memristor
CN204272147U (en) Based on the Lorenz type hyperchaotic system circuit containing x side of memristor
CN104468080B (en) Based on the Chen type hyperchaotic system circuit containing x side of memristor
CN104883253A (en) Lorenz type hyper-chaotic system construction method and circuit with different variable and easy ultimate boundary estimation
CN204290991U (en) Based on the Lu type hyperchaotic system circuit containing y side of memristor
CN204244259U (en) Based on the Chen type hyperchaotic system circuit containing x side of memristor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C41 Transfer of patent application or patent right or utility model
CB03 Change of inventor or designer information

Inventor after: Xu Gang

Inventor after: Chen Guiping

Inventor after: Song Kun

Inventor after: Xu Hongjin

Inventor after: Feng Huizhong

Inventor after: Li Yuanfeng

Inventor after: Wang Baorui

Inventor after: Zhu Kunzhen

Inventor after: Ding Yang

Inventor after: Sun Peng

Inventor before: Han Jingwei

COR Change of bibliographic data
TA01 Transfer of patent application right

Effective date of registration: 20160330

Address after: 272100 Jining high tech Development Zone, Shandong Torch Road, No. 28

Applicant after: Jining Power Supply Company State Grid Shandong Electric Power Co., Ltd.

Applicant after: State Grid Corporation of China

Address before: 256603 Binzhou, Shandong, west of the New River Road, room, room 1-2-502

Applicant before: Han Jingwei

C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160427

Termination date: 20191203

CF01 Termination of patent right due to non-payment of annual fee