CN105577358A - Construction method of memristor-based Lu type hyper-chaotic system including y party - Google Patents

Construction method of memristor-based Lu type hyper-chaotic system including y party Download PDF

Info

Publication number
CN105577358A
CN105577358A CN201610084295.4A CN201610084295A CN105577358A CN 105577358 A CN105577358 A CN 105577358A CN 201610084295 A CN201610084295 A CN 201610084295A CN 105577358 A CN105577358 A CN 105577358A
Authority
CN
China
Prior art keywords
pin
resistance
connects
operational amplifier
multiplier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610084295.4A
Other languages
Chinese (zh)
Other versions
CN105577358B (en
Inventor
吴新华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang Haicheng De Chang Machinery Co., Ltd.
Original Assignee
吴新华
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 吴新华 filed Critical 吴新华
Priority to CN201610084295.4A priority Critical patent/CN105577358B/en
Publication of CN105577358A publication Critical patent/CN105577358A/en
Application granted granted Critical
Publication of CN105577358B publication Critical patent/CN105577358B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/001Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals

Abstract

The invention relates to a construction method of a memristor-based Lu type hyper-chaotic system including a y party. An operational amplifier U1, an operational amplifier U2, an operational amplifier U3, a resistor and a capacitor are used to achieve addition, inverse and integral operations; a multiplying unit U4 and a multiplying unit U5 are used to achieve a multiply operation in the system; an operational amplifier U6, a multiplying unit U7 and a multiplying unit U8 are used to achieve a memristor model in the invention; the operational amplifier U1 is connected with the operational amplifier U2, the operational amplifier U6, the multiplying unit U4, the multiplying unit U5 and the multiplying unit U8; the operational amplifier U2 is connected with the operational amplifier U3 and the multiplying unit U4; the operational amplifier U3 is connected with the multiplying unit U5; the operational amplifier U6 is connected with the multiplying unit U7 and the multiplying unit U8; and the multiplying unit U7 is connected with the multiplying unit U8. According to the construction method of the memristor-based Lu type hyper-chaotic system including the y party provided by the invention, on a basis of a Lu type chaotic system including the y party, a memrisotr is used for adding one dimension to form a four-dimensional hyper-chaotic system, and a new method for the application of the memristor in the hyper chaotic system is proposed.

Description

Based on the construction method of the Lu type hyperchaotic system containing y side of memristor
Technical field
The present invention relates to a kind of chaos system and circuit realiration, particularly a kind of construction method of the Lu type hyperchaotic system containing y side based on memristor.
Background technology
Current, construct the method for four dimension ultra-chaos mainly on the basis of three-dimensional chaotic system, increase one dimension and form four-dimensional hyperchaotic system, memristor was as the newfound physical component in HP Lab in 2008, the Cai Shi diode in cai's circuit can be replaced to form four dimensional chaos system, will form hyperchaos in cai's circuit then needs 2 to recall resistance element, therefore five dimensions or five are needed to tie up above system, having, the circuit system realizing hyperchaos in the four-dimensional system recalling resistance element is also fewer, the method that memristor is applied to four-dimensional hyperchaotic system is not also suggested, this is the deficiencies in the prior art parts.
Summary of the invention
The technical problem to be solved in the present invention is to provide a kind of construction method of the Lu type hyperchaotic system containing y side based on memristor:
1., based on the construction method of the Lu type hyperchaotic system containing y side of memristor, it is characterized in that, comprise the following steps:
(1) the Lu. type chaos system i containing y side is:
d x / d t = a ( y - x ) d y / d t = c y - x z d z / d t = y 2 - b z a = 36 , b = 3 , c = 20 - - - i
In formula, x, y, z are state variable;
(2) memristor that the present invention adopts is magnetic control memristor model ii:
It is in 0 represent that magnetic control recalls resistance, represent magnetic flux, m, n be greater than zero parameter;
(3) must recall the magnetic control memristor model differentiate of ii and lead device model iii and be:
represent that magnetic control is recalled and led, m, n be greater than zero parameter;
(4) magnetic control recalled lead device model iii as unidimensional system variable, be added on the second equation containing the Lu type chaos system of x side, obtain a kind of Lu type hyperchaotic system iv containing x side based on memristor:
d x / d t = a ( y - x ) d y / d t = c y - x z - K x W ( u ) d z / d t = y 2 - b z d u / d t = - x - - - i v
In formula, x, y, z, u are state variable, parameter value a=36, b=3, c=20, m=6, n=0.004, k=2;
(5) based on the circuit of system iv structure, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize the multiplying that multiplier U4 and multiplier U5 realizes in system, utilize operational amplifier U6 and multiplier U7, multiplier U8 and electric capacity realize the memristor model in the present invention, described operational amplifier U6 concatenation operation amplifier U1 and multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, multiplier U8 concatenation operation amplifier U2, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by resistance Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by memristor Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, the 2nd pin, the 6th pin, the 7th pin are unsettled, 3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5,13rd pin connects the 14th pin by resistance Ry, and the 14th pin connects the 9th pin by resistance R4;
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 1st pin of the 3rd pin concatenation operation amplifier U1, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 7th pin of resistance R8 concatenation operation amplifier U1,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,7th pin of the 1st pin direct concatenation operation amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U2 by resistance R9, and the 8th pin meets VCC.
2. based on the Lu type hyperchaotic system circuit containing y side of memristor, it is characterized in that utilizing operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, utilize the memristor model that operational amplifier U6 and multiplier U7 and multiplier U8 realizes in the present invention, operational amplifier U1 concatenation operation amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 concatenation operation amplifier U3 and multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by resistance Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by memristor Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, the 2nd pin, the 6th pin, the 7th pin are unsettled, 3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5,13rd pin connects the 14th pin by resistance Ry, and the 14th pin connects the 9th pin by resistance R4;
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 1st pin of the 3rd pin concatenation operation amplifier U1, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 7th pin of resistance R8 concatenation operation amplifier U1,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,7th pin of the 1st pin direct concatenation operation amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U2 by resistance R9, and the 8th pin meets VCC.
Beneficial effect: the present invention, on the basis of the Lu type chaos system containing y side, utilizes one to recall resistance element increase one dimension and forms four-dimensional hyperchaotic system, propose the new method that memristor is applied to hyperchaotic system.
Accompanying drawing explanation
Fig. 1 is the circuit connection structure schematic diagram of the preferred embodiment of the present invention.
Fig. 2 realizes in the present invention recalling the actual connection layout of the circuit of leading device.
Fig. 3 is the actual connection layout of circuit of operational amplifier U1.
Fig. 4 is the actual connection layout of circuit of multiplier U4 and operational amplifier U2.
Fig. 5 is the actual connection layout of circuit of multiplier U5 and operational amplifier U3.
Embodiment
Below in conjunction with accompanying drawing and preferred embodiment, the present invention is further described in detail, see Fig. 1-Fig. 5.
1., based on the construction method of the Lu type hyperchaotic system containing y side of memristor, it is characterized in that, comprise the following steps:
(1) the Lu. type chaos system i containing y side is:
d x / d t = a ( y - x ) d y / d t = c y - x z d z / d t = y 2 - b z a = 36 , b = 3 , c = 20 - - - i
In formula, x, y, z are state variable;
(2) memristor that the present invention adopts is magnetic control memristor model ii:
It is in 0 represent that magnetic control recalls resistance, represent magnetic flux, m, n be greater than zero parameter;
(3) must recall the magnetic control memristor model differentiate of ii and lead device model iii and be:
represent that magnetic control is recalled and led, m, n be greater than zero parameter;
(4) magnetic control recalled lead device model iii as unidimensional system variable, be added on the second equation containing the Lu type chaos system of x side, obtain a kind of Lu type hyperchaotic system iv containing x side based on memristor:
d x / d t = a ( y - x ) d y / d t = c y - x z - K x W ( u ) d z / d t = y 2 - b z d u / d t = - x - - - i v
In formula, x, y, z, u are state variable, parameter value a=36, b=3, c=20, m=6, n=0.004, k=2;
(5) based on the circuit of system iv structure, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize the multiplying that multiplier U4 and multiplier U5 realizes in system, utilize operational amplifier U6 and multiplier U7, multiplier U8 and electric capacity realize the memristor model in the present invention, described operational amplifier U6 concatenation operation amplifier U1 and multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, multiplier U8 concatenation operation amplifier U2, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by resistance Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by memristor Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, the 2nd pin, the 6th pin, the 7th pin are unsettled, 3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5,13rd pin connects the 14th pin by resistance Ry, and the 14th pin connects the 9th pin by resistance R4;
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 1st pin of the 3rd pin concatenation operation amplifier U1, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1; ;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 7th pin of resistance R8 concatenation operation amplifier U1,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,7th pin of the 1st pin direct concatenation operation amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U2 by resistance R9, and the 8th pin meets VCC.
2. based on the Lu type hyperchaotic system circuit containing y side of memristor, it is characterized in that, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, utilize the memristor model that operational amplifier U6 and multiplier U7 and multiplier U8 realizes in the present invention, operational amplifier U1 concatenation operation amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 concatenation operation amplifier U3 and multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by resistance Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by memristor Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, the 2nd pin, the 6th pin, the 7th pin are unsettled, 3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5,13rd pin connects the 14th pin by resistance Ry, and the 14th pin connects the 9th pin by resistance R4;
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 1st pin of the 3rd pin concatenation operation amplifier U1, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 7th pin of resistance R8 concatenation operation amplifier U1,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,7th pin of the 1st pin direct concatenation operation amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U2 by resistance R9, and the 8th pin meets VCC.
Certainly, above-mentioned explanation is not to the restriction of invention, and the present invention is also not limited only to above-mentioned citing, and the change that those skilled in the art make in essential scope of the present invention, remodeling, interpolation or replacement, also belong to protection scope of the present invention.

Claims (1)

1., based on the construction method of the Lu type hyperchaotic system containing y side of memristor, it is characterized in that, comprise the following steps:
(1) the Lu. type chaos system i containing y side is:
d x / d t = a ( y - x ) d y / d t = c y - x z d z / d t = y 2 - b z a = 36 , b = 3 , c = 20 i
In formula, x, y, z are state variable;
(2) memristor that the present invention adopts is magnetic control memristor model ii:
It is in 0 represent that magnetic control recalls resistance, represent magnetic flux, m, n be greater than zero parameter;
(3) must recall the magnetic control memristor model differentiate of ii and lead device model iii and be:
represent that magnetic control is recalled and led, m, n be greater than zero parameter;
(4) magnetic control recalled lead device model iii as unidimensional system variable, be added on the second equation containing the Lu type chaos system of x side, obtain a kind of Lu type hyperchaotic system iv containing x side based on memristor:
d x / d t = a ( y - x ) d y / d t = c y - x z - K x W ( u ) d z / d t = y 2 - b z d u / d t = - x - - - i v
In formula, x, y, z, u are state variable, parameter value a=36, b=3, c=20, m=6, n=0.004, k=2;
(5) based on the circuit of system iv structure, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize the multiplying that multiplier U4 and multiplier U5 realizes in system, utilize operational amplifier U6 and multiplier U7, multiplier U8 and electric capacity realize the memristor model in the present invention, described operational amplifier U6 concatenation operation amplifier U1 and multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, multiplier U8 concatenation operation amplifier U2, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by resistance Cx, the 6th pin is connected by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by memristor Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, the 2nd pin, the 6th pin, the 7th pin are unsettled, 3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin and the 3rd pin of multiplier U5,13rd pin connects the 14th pin by resistance Ry, and the 14th pin connects the 9th pin by resistance R4;
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
7th pin of the 1st pin concatenation operation amplifier U1 of described multiplier U4,2nd pin, the 4th pin, the 6th pin ground connection, 1st pin of the 3rd pin concatenation operation amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 1st pin of the 3rd pin concatenation operation amplifier U1, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1,
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, by the 7th pin of resistance R8 concatenation operation amplifier U1,7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 7th pin of the 3rd pin concatenation operation amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,7th pin of the 1st pin direct concatenation operation amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U2 by resistance R9, and the 8th pin meets VCC.
CN201610084295.4A 2014-12-03 2014-12-03 The construction method of the Lu type hyperchaotic system containing the side y based on memristor Active CN105577358B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610084295.4A CN105577358B (en) 2014-12-03 2014-12-03 The construction method of the Lu type hyperchaotic system containing the side y based on memristor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410725172.5A CN104468081B8 (en) 2014-12-03 2014-12-03 Based on the Lu type hyperchaotic system circuit containing y side of memristor
CN201610084295.4A CN105577358B (en) 2014-12-03 2014-12-03 The construction method of the Lu type hyperchaotic system containing the side y based on memristor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201410725172.5A Division CN104468081B8 (en) 2014-12-03 2014-12-03 Based on the Lu type hyperchaotic system circuit containing y side of memristor

Publications (2)

Publication Number Publication Date
CN105577358A true CN105577358A (en) 2016-05-11
CN105577358B CN105577358B (en) 2019-02-19

Family

ID=52913517

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201410725172.5A Expired - Fee Related CN104468081B8 (en) 2014-12-03 2014-12-03 Based on the Lu type hyperchaotic system circuit containing y side of memristor
CN201610084295.4A Active CN105577358B (en) 2014-12-03 2014-12-03 The construction method of the Lu type hyperchaotic system containing the side y based on memristor

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201410725172.5A Expired - Fee Related CN104468081B8 (en) 2014-12-03 2014-12-03 Based on the Lu type hyperchaotic system circuit containing y side of memristor

Country Status (1)

Country Link
CN (2) CN104468081B8 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105187193A (en) * 2015-09-09 2015-12-23 李敏 Self-adaptive synchronization method of memristor-based Lu hyperchaotic system with y square and circuit
CN111162769B (en) * 2019-12-03 2023-07-25 湘潭大学 Hyperbolic tangent memristor Duffing chaotic model and circuit
CN112134680B (en) * 2020-08-14 2021-10-29 中国地质大学(武汉) Chaotic circuit based on magnetic control memristor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202998051U (en) * 2012-12-27 2013-06-12 西南大学 Memristor-based hyperchaotic-system realization circuit
CN104009748A (en) * 2014-06-13 2014-08-27 西南大学 Memristor hyperchaos system and circuit with abundant dynamic behaviors

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101813175B1 (en) * 2011-02-21 2017-12-29 삼성전자주식회사 Logic circuit, Integrated circuit including the logic circuit and Method of operating the integrated circuit
CN203872185U (en) * 2014-03-17 2014-10-08 邢台学院 Lorenz-type chaotic switching system circuit with square of y and different fractional orders

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202998051U (en) * 2012-12-27 2013-06-12 西南大学 Memristor-based hyperchaotic-system realization circuit
CN104009748A (en) * 2014-06-13 2014-08-27 西南大学 Memristor hyperchaos system and circuit with abundant dynamic behaviors

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
BHARATHWAJ MUTHUSWAMY等: "Memristor Based Chaotic Circuits", 《IETF TECHNICAL REVIEW》 *

Also Published As

Publication number Publication date
CN104468081A (en) 2015-03-25
CN104468081B (en) 2016-05-04
CN105577358B (en) 2019-02-19
CN104468081B8 (en) 2016-06-08

Similar Documents

Publication Publication Date Title
CN104378197B (en) Based on construction method and the circuit of the Lorenz type hyperchaotic system containing x side of memristor
CN104486061A (en) Construction method and circuit of classic Lorenz hyper-chaos system based on memristor
CN104393986A (en) Memristor based four-wing hyper-chaos system establishing method and circuit implementation
CN104468082A (en) Construction method and circuit of Lorenz type hyperchaotic system with y power based on memristor
CN104811296A (en) Method for building Lorenz super-chaos system beneficial for ultimate frontier estimation and circuit
CN104883250A (en) Lorenz-type hyperchaotic system construction method used for ultimate boundary estimation and circuit thereof
CN104539414A (en) Simplest five-item chaotic system and circuit implementation method thereof
CN104836658A (en) Lorenz type hyperchaotic system construction method and circuit with different feedback and convenient for ultimate boundary estimation
CN104092532B (en) Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit
CN204272145U (en) Based on the Chen type hyperchaotic system circuit containing y side of memristor
CN105577358A (en) Construction method of memristor-based Lu type hyper-chaotic system including y party
CN204272146U (en) Based on the classical Lorenz hyperchaotic system circuit of memristor
CN104468077A (en) Construction method and circuit of Lu type hyperchaotic system with y power based on memristor
CN104883251A (en) Lorenz-type hyperchaotic system construction method convenient for ultimate boundary estimation and circuit thereof
CN104539413B (en) Based on the Chen type hyperchaotic system circuit containing y side of memristor
CN104468079B (en) Based on construction method and the circuit of the classical Chen hyperchaotic system of memristor
CN104883252A (en) Lorenz type hyper-chaos system construction method and circuit with different variable and easy ultimate boundary estimation
CN204290990U (en) Based on the classical Lu hyperchaotic system circuit of memristor
CN204272144U (en) Based on the Lorenz type hyperchaotic system circuit containing y side of memristor
CN204272147U (en) Based on the Lorenz type hyperchaotic system circuit containing x side of memristor
CN104883253A (en) Lorenz type hyper-chaotic system construction method and circuit with different variable and easy ultimate boundary estimation
CN105515755A (en) Memristor-based construction method for x-power-containing Lu-type hyperchaotic system
CN204290991U (en) Based on the Lu type hyperchaotic system circuit containing y side of memristor
CN204244259U (en) Based on the Chen type hyperchaotic system circuit containing x side of memristor
CN104468080A (en) Construction method and circuit of Chen type hyperchaotic system with x power based on memristor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right

Effective date of registration: 20190110

Address after: 312500 Dong Chen 109, East West Village, Chengtan Town, Xinchang, Shaoxing, Zhejiang

Applicant after: Zhejiang Haicheng De Chang Machinery Co., Ltd.

Address before: 256603 East 1-2-502 room, 661 Xinli West Road, Binzhou, Shandong.

Applicant before: Wu Xinhua

TA01 Transfer of patent application right
GR01 Patent grant
GR01 Patent grant