CN104092532B - Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit - Google Patents

Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit Download PDF

Info

Publication number
CN104092532B
CN104092532B CN201410378310.7A CN201410378310A CN104092532B CN 104092532 B CN104092532 B CN 104092532B CN 201410378310 A CN201410378310 A CN 201410378310A CN 104092532 B CN104092532 B CN 104092532B
Authority
CN
China
Prior art keywords
pin
multiplier
resistance
operational amplifier
connects
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410378310.7A
Other languages
Chinese (zh)
Other versions
CN104092532A (en
Inventor
徐振峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shandong Puhui Power Technology Co ltd
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201410378310.7A priority Critical patent/CN104092532B/en
Publication of CN104092532A publication Critical patent/CN104092532A/en
Application granted granted Critical
Publication of CN104092532B publication Critical patent/CN104092532B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Amplifiers (AREA)

Abstract

The invention provides a balance-point-free hyper-chaos system based on a three-dimensional chaos system, and an analogue circuit. An operational amplifier U1, an operational amplifier U2, a resistor and a capacitor are used for forming a reverse-phase summator and a reverse-phase integrator; a multiplying unit U3 and a multiplying unit U4 are used for realizing multiplying operation; the operational amplifier U1 and the operational amplifier U2 adopt LF347Ns; the multiplying unit U3 and the multiplying unit U4 adopt AD633JNs; the operational amplifier U1 is connected with the operational amplifier U2, the multiplying unit U3 and the multiplying unit U4; the operational amplifier U2 is connected with the multiplying unit U3 and the operational amplifier U1; the multiplying unit U3 is connected with the operational amplifier U1; the multiplying unit U4 is connected with the operational amplifier U2; a 4V direct-current power supply is connected with the operational amplifier U2. The invention provides the balance-point-free four-dimensional hyper-chaos system based on the three-dimensional chaos system with two balance points, the balance-point-free four-dimensional hyper-chaos system is realized by an analogue circuit; the invention provides a novel method and a novel thought which are applied to engineering fields including communication and the like.

Description

Based on three-dimensional chaotic system without balance point hyperchaotic system and analog circuit
Technical field
The present invention relates to a chaos system and analog circuit, particularly one based on three-dimensional chaotic system without balance point hyperchaotic system and analog circuit.
Background technology
At present, the hyperchaotic system that oneself has is generally on the basis of the three-dimensional chaotic system with three balance points, increase one dimension, formed and there is the four-dimensional hyperchaotic system having a balance point at least, four-dimensional hyperchaotic system without balance point is not also suggested, the present invention has on the basis of the three-dimensional chaotic system of two balance points at one, propose a four-dimensional hyperchaotic system without balance point, and realize with analog circuit, be applied to the engineering fields such as communication for chaos system and provide a kind of new method and thinking.
Summary of the invention
The technical problem to be solved in the present invention be to provide a kind of based on three-dimensional chaotic system without balance point hyperchaotic system and analog circuit, the present invention adopts following technological means to realize goal of the invention:
1, based on three-dimensional chaotic system without balance point hyperchaotic system, it is characterized in that being, comprise the following steps:
(1) three-dimensional chaotic system i is:
(2) on the basis of three-dimensional chaotic system i, increase a differential equation dw/dt=kx, and w is fed back on first and second equations of system i, obtain chaos system ii
(3) according to without balance point hyperchaotic system ii constructing analog Circuits System, operational amplifier U1, operational amplifier U2 and resistance and electric capacity is utilized to form anti-phase adder and inverting integrator, multiplier U3 and multiplier U4 is utilized to realize multiplying, described operational amplifier U1 and operational amplifier U2 adopts LF347N, described multiplier U3 and multiplier U4 to adopt AD633JN;
Described operational amplifier U1 concatenation operation amplifier U2, multiplier U3 and multiplier U4, described operational amplifier U2 connects multiplier U3 and operational amplifier U1, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2,4V DC power supply concatenation operation amplifier U2;
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance R6, connected by the 6th pin of resistance R8 and U1, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin is connected by the 7th pin of electric capacity C2 and U1, 7th pin connects and exports y, connected by the 9th pin of resistance R2 and U1, connect the 3rd pin of multiplier U4, 8th pin is connected by the 9th pin of electric capacity C1 and U1, 8th pin connects and exports x, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, connected by the 6th pin of resistance R7 and U1, connected by the 2nd pin of resistance R12 and U2, 13rd, 14 pins are unsettled,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance R11, connected by the 6th pin of resistance R13 and U2, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin connects the 7th pin by electric capacity C4, 7th pin connects and exports w, connected by the 9th pin of resistance R3 and U1, connected by the 2nd pin of resistance R4 and U1, 8th pin is connected by the 9th pin of electric capacity C3 and U2, 8th pin connects and exports z, connect the 3rd pin of multiplier U3, 9th pin connects ground connection after 4V power supply by resistance R9, 13rd, 14 pins are unsettled,
1st pin of described multiplier U3 connects the 8th pin of U1, and the 3rd pin connects the 8th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U1 the 9th pin by resistance R1, and connect U1 the 2nd pin by resistance R5, the 8th pin meets VCC;
1st pin of described multiplier U4 connects the 8th pin of U1, and the 3rd pin connects the 7th pin of U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U2 the 9th pin by resistance R10, and the 8th pin meets VCC.
2, based on the analog circuit without balance point hyperchaotic system of three-dimensional chaotic system, it is characterized in that being, be made up of operational amplifier U1, operational amplifier U2 and multiplier U3, multiplier U4 and 4V DC power supply;
Described operational amplifier U1 concatenation operation amplifier U2, multiplier U3 and multiplier U4, described operational amplifier U2 connects multiplier U3 and operational amplifier U1, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described 4V DC power supply concatenation operation amplifier U2, utilize operational amplifier U1, operational amplifier U2 and resistance and electric capacity form anti-phase adder and inverting integrator, multiplier U4 and multiplier U5 is utilized to realize multiplying, described operational amplifier U1 and operational amplifier U2 adopts LF347D, described multiplier U4 and multiplier U5 adopts AD633JN,
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance R6, connected by the 6th pin of resistance R8 and U1, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin is connected by the 7th pin of electric capacity C2 and U1, 7th pin connects and exports y, connected by the 9th pin of resistance R2 and U1, connect the 3rd pin of multiplier U4, 8th pin is connected by the 9th pin of electric capacity C1 and U1, 8th pin connects and exports x, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, connected by the 6th pin of resistance R7 and U1, connected by the 2nd pin of resistance R12 and U2, 13rd, 14 pins are unsettled,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance R11, connected by the 6th pin of resistance R13 and U2, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin connects the 7th pin by electric capacity C4, 7th pin connects and exports w, connected by the 9th pin of resistance R3 and U1, connected by the 2nd pin of resistance R4 and U1, 8th pin is connected by the 9th pin of electric capacity C3 and U2, 8th pin connects and exports z, connect the 3rd pin of multiplier U3, 9th pin connects ground connection after 4V power supply by resistance R9, 13rd, 14 pins are unsettled,
1st pin of described multiplier U3 connects the 8th pin of U1, and the 3rd pin connects the 8th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U1 the 9th pin by resistance R1, and connect U1 the 2nd pin by resistance R5, the 8th pin meets VCC;
1st pin of described multiplier U4 connects the 8th pin of U1, and the 3rd pin connects the 7th pin of U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U2 the 9th pin by resistance R10, and the 8th pin meets VCC.
Useful fruit of the present invention is: on the basis that has the three-dimensional chaotic system of two balance points, propose a four-dimensional hyperchaotic system without balance point, and realize with analog circuit, be applied to the engineering fields such as communication for chaos system and provide a kind of new method and thinking.
Accompanying drawing explanation
Fig. 1 is the circuit connection structure schematic diagram of the preferred embodiment of the present invention.
Fig. 2 and Fig. 3 is the actual connection layout of circuit of the present invention.
Embodiment
Below in conjunction with accompanying drawing and preferred embodiment, the present invention is further described in detail, see Fig. 1-Fig. 3.
1, based on three-dimensional chaotic system without balance point hyperchaotic system, it is characterized in that being, comprise the following steps:
(1) three-dimensional chaotic system i is:
(2) on the basis of three-dimensional chaotic system i, increase a differential equation dw/dt=kx, and w is fed back on first and second equations of system i, obtain chaos system ii
(3) according to without balance point hyperchaotic system ii constructing analog Circuits System, operational amplifier U1, operational amplifier U2 and resistance and electric capacity is utilized to form anti-phase adder and inverting integrator, multiplier U3 and multiplier U4 is utilized to realize multiplying, described operational amplifier U1 and operational amplifier U2 adopts LF347N, described multiplier U3 and multiplier U4 to adopt AD633JN;
Described operational amplifier U1 concatenation operation amplifier U2, multiplier U3 and multiplier U4, described operational amplifier U2 connects multiplier U3 and operational amplifier U1, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2,4V DC power supply concatenation operation amplifier U2;
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance R6, connected by the 6th pin of resistance R8 and U1, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin is connected by the 7th pin of electric capacity C2 and U1, 7th pin connects and exports y, connected by the 9th pin of resistance R2 and U1, connect the 3rd pin of multiplier U4, 8th pin is connected by the 9th pin of electric capacity C1 and U1, 8th pin connects and exports x, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, connected by the 6th pin of resistance R7 and U1, connected by the 2nd pin of resistance R12 and U2, 13rd, 14 pins are unsettled,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance R11, connected by the 6th pin of resistance R13 and U2, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin connects the 7th pin by electric capacity C4, 7th pin connects and exports w, connected by the 9th pin of resistance R3 and U1, connected by the 2nd pin of resistance R4 and U1, 8th pin is connected by the 9th pin of electric capacity C3 and U2, 8th pin connects and exports z, connect the 3rd pin of multiplier U3, 9th pin connects ground connection after 4V power supply by resistance R9, 13rd, 14 pins are unsettled,
1st pin of described multiplier U3 connects the 8th pin of U1, and the 3rd pin connects the 8th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U1 the 9th pin by resistance R1, and connect U1 the 2nd pin by resistance R5, the 8th pin meets VCC;
1st pin of described multiplier U4 connects the 8th pin of U1, and the 3rd pin connects the 7th pin of U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U2 the 9th pin by resistance R10, and the 8th pin meets VCC.
2, based on the analog circuit without balance point hyperchaotic system of three-dimensional chaotic system, it is characterized in that being, be made up of operational amplifier U1, operational amplifier U2 and multiplier U3, multiplier U4 and 4V DC power supply;
Described operational amplifier U1 concatenation operation amplifier U2, multiplier U3 and multiplier U4, described operational amplifier U2 connects multiplier U3 and operational amplifier U1, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described 4V DC power supply concatenation operation amplifier U2, utilize operational amplifier U1, operational amplifier U2 and resistance and electric capacity form anti-phase adder and inverting integrator, multiplier U4 and multiplier U5 is utilized to realize multiplying, described operational amplifier U1 and operational amplifier U2 adopts LF347D, described multiplier U4 and multiplier U5 adopts AD633JN,
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance R6, connected by the 6th pin of resistance R8 and U1, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin is connected by the 7th pin of electric capacity C2 and U1, 7th pin connects and exports y, connected by the 9th pin of resistance R2 and U1, connect the 3rd pin of multiplier U4, 8th pin is connected by the 9th pin of electric capacity C1 and U1, 8th pin connects and exports x, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, connected by the 6th pin of resistance R7 and U1, connected by the 2nd pin of resistance R12 and U2, 13rd, 14 pins are unsettled,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance R11, connected by the 6th pin of resistance R13 and U2, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin connects the 7th pin by electric capacity C4, 7th pin connects and exports w, connected by the 9th pin of resistance R3 and U1, connected by the 2nd pin of resistance R4 and U1, 8th pin is connected by the 9th pin of electric capacity C3 and U2, 8th pin connects and exports z, connect the 3rd pin of multiplier U3, 9th pin connects ground connection after 4V power supply by resistance R9, 13rd, 14 pins are unsettled,
1st pin of described multiplier U3 connects the 8th pin of U1, and the 3rd pin connects the 8th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U1 the 9th pin by resistance R1, and connect U1 the 2nd pin by resistance R5, the 8th pin meets VCC;
1st pin of described multiplier U4 connects the 8th pin of U1, and the 3rd pin connects the 7th pin of U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U2 the 9th pin by resistance R10, and the 8th pin meets VCC.
Resistance R1=R5=R10=1k Ω in circuit, R2=16.7k Ω, R3=R4=R7=R9=100k Ω, R12=200k Ω, R6=R8=R11=R13=10k Ω, C1=C2=C3=C4=10nF.
Certainly, above-mentioned explanation is not limitation of the present invention, and the present invention is also not limited only to above-mentioned citing, and the change that those skilled in the art make in essential scope of the present invention, remodeling, interpolation or replacement, also belong to protection scope of the present invention.

Claims (2)

1. based on three-dimensional chaotic system without balance point hyperchaotic system, it is characterized in that being, comprise the following steps:
(1) three-dimensional chaotic system i is:
dx / dt = - ay - xz dy / dt = - x + xz dz / dt = - d - xy - - - i a=4,d=1
(2) on the basis of three-dimensional chaotic system i, increase a differential equation dw/dt=kx, and w is fed back on first and second equations of system i, obtain chaos system ii
dx / dt = - ay - xz - w dy / dt = w - x + xz dz / dt = - d - xy dw / dt = kx - - - ii a=6,d=4,k=0.5,
(3) according to without balance point hyperchaotic system ii constructing analog Circuits System, operational amplifier U1, operational amplifier U2 and resistance and electric capacity is utilized to form anti-phase adder and inverting integrator, multiplier U3 and multiplier U4 is utilized to realize multiplying, described operational amplifier U1 and operational amplifier U2 adopts LF347N, described multiplier U3 and multiplier U4 to adopt AD633JN;
Described operational amplifier U1 concatenation operation amplifier U2, multiplier U3 and multiplier U4, described operational amplifier U2 connects multiplier U3 and operational amplifier U1, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2,4V DC power supply concatenation operation amplifier U2;
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance R6, connected by the 6th pin of resistance R8 and U1, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin is connected by the 7th pin of electric capacity C2 and U1, 7th pin connects and exports y, connected by the 9th pin of resistance R2 and U1, connect the 3rd pin of multiplier U4, 8th pin is connected by the 9th pin of electric capacity C1 and U1, 8th pin connects and exports x, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, connected by the 6th pin of resistance R7 and U1, connected by the 2nd pin of resistance R12 and U2, 13rd, 14 pins are unsettled,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance R11, connected by the 6th pin of resistance R13 and U2, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin connects the 7th pin by electric capacity C4, 7th pin connects and exports w, connected by the 9th pin of resistance R3 and U1, connected by the 2nd pin of resistance R4 and U1, 8th pin is connected by the 9th pin of electric capacity C3 and U2, 8th pin connects and exports z, connect the 3rd pin of multiplier U3, 9th pin connects ground connection after 4V power supply by resistance R9, 13rd, 14 pins are unsettled,
1st pin of described multiplier U3 connects the 8th pin of U1, and the 3rd pin connects the 8th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U1 the 9th pin by resistance R1, and connect U1 the 2nd pin by resistance R5, the 8th pin meets VCC;
1st pin of described multiplier U4 connects the 8th pin of U1, and the 3rd pin connects the 7th pin of U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U2 the 9th pin by resistance R10, and the 8th pin meets VCC.
2. based on the analog circuit without balance point hyperchaotic system of three-dimensional chaotic system, it is characterized in that being, be made up of operational amplifier U1, operational amplifier U2 and multiplier U3, multiplier U4 and 4V DC power supply;
Described operational amplifier U1 concatenation operation amplifier U2, multiplier U3 and multiplier U4, described operational amplifier U2 connects multiplier U3 and operational amplifier U1, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described 4V DC power supply concatenation operation amplifier U2, utilize operational amplifier U1, operational amplifier U2 and resistance and electric capacity form anti-phase adder and inverting integrator, multiplier U4 and multiplier U5 is utilized to realize multiplying, described operational amplifier U1 and operational amplifier U2 adopts LF347D, described multiplier U4 and multiplier U5 adopts AD633JN,
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance R6, connected by the 6th pin of resistance R8 and U1, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin is connected by the 7th pin of electric capacity C2 and U1, 7th pin connects and exports y, connected by the 9th pin of resistance R2 and U1, connect the 3rd pin of multiplier U4, 8th pin is connected by the 9th pin of electric capacity C1 and U1, 8th pin connects and exports x, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, connected by the 6th pin of resistance R7 and U1, connected by the 2nd pin of resistance R12 and U2, 13rd, 14 pins are unsettled,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance R11, connected by the 6th pin of resistance R13 and U2, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin connects the 7th pin by electric capacity C4, 7th pin connects and exports w, connected by the 9th pin of resistance R3 and U1, connected by the 2nd pin of resistance R4 and U1, 8th pin is connected by the 9th pin of electric capacity C3 and U2, 8th pin connects and exports z, connect the 3rd pin of multiplier U3, 9th pin connects ground connection after 4V power supply by resistance R9, 13rd, 14 pins are unsettled,
1st pin of described multiplier U3 connects the 8th pin of U1, and the 3rd pin connects the 8th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U1 the 9th pin by resistance R1, and connect U1 the 2nd pin by resistance R5, the 8th pin meets VCC;
1st pin of described multiplier U4 connects the 8th pin of U1, and the 3rd pin connects the 7th pin of U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U2 the 9th pin by resistance R10, and the 8th pin meets VCC.
CN201410378310.7A 2014-08-03 2014-08-03 Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit Active CN104092532B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410378310.7A CN104092532B (en) 2014-08-03 2014-08-03 Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410378310.7A CN104092532B (en) 2014-08-03 2014-08-03 Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit

Publications (2)

Publication Number Publication Date
CN104092532A CN104092532A (en) 2014-10-08
CN104092532B true CN104092532B (en) 2015-05-20

Family

ID=51640214

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410378310.7A Active CN104092532B (en) 2014-08-03 2014-08-03 Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit

Country Status (1)

Country Link
CN (1) CN104092532B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105262579A (en) * 2015-09-09 2016-01-20 王晓红 Adaptive synchronization method and circuit for Rikitake-system-based four-dimensional hyperchaotic system without equilibrium point
CN105119709A (en) * 2015-09-09 2015-12-02 高建红 Simplest five-item chaotic system based balance-point-free four-dimensional hyper-chaotic system self-adaptive synchronization method and circuit
CN105262581A (en) * 2015-09-09 2016-01-20 胡春华 Lu-system-based adaptive synchronization method and circuit for hyperchaotic system capable of automatically switching two systems
CN105099664A (en) * 2015-09-09 2015-11-25 王春梅 Adaptive synchronization method and adaptive synchronization circuit of y<2>-contained Chen hyper-chaotic system based on memristor
CN105119711A (en) * 2015-09-09 2015-12-02 王宏国 Rikitake system-based four-dimensional equilibrium point-free hyperchaotic system adaptive synchronization method and circuit
CN105119710A (en) * 2015-09-09 2015-12-02 王春梅 Lorenz type hyper-chaotic system adaptive synchronization method and circuit beneficial to ultimate edge estimation

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102081359A (en) * 2011-02-11 2011-06-01 江西理工大学 DSP Builder-based time-varying delay hyperchaos digital circuit design method and circuit
CN103441837A (en) * 2013-09-07 2013-12-11 王少夫 Four-dimensional chaotic system with constant lyapunov exponent
CN103684746A (en) * 2014-01-03 2014-03-26 滨州学院 Implementation of four-dimensional hyperchaotic system without balance points and simulation circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050134409A1 (en) * 2003-11-10 2005-06-23 Stmicroelectronics Pvt. Ltd. Chua's circuit and it's use in hyperchaotic circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102081359A (en) * 2011-02-11 2011-06-01 江西理工大学 DSP Builder-based time-varying delay hyperchaos digital circuit design method and circuit
CN103441837A (en) * 2013-09-07 2013-12-11 王少夫 Four-dimensional chaotic system with constant lyapunov exponent
CN103684746A (en) * 2014-01-03 2014-03-26 滨州学院 Implementation of four-dimensional hyperchaotic system without balance points and simulation circuit

Also Published As

Publication number Publication date
CN104092532A (en) 2014-10-08

Similar Documents

Publication Publication Date Title
CN104202143B (en) Based on the four-dimension of five chaos systems the simplest without the analog circuit of balance point hyperchaotic system
CN104092532B (en) Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit
CN104202140A (en) Four-dimensional balance point-free hyperchaotic system based on five-simplest chaotic system, and analogue circuit
CN103684746B (en) Construction method of four-dimensional hyperchaotic system without balance points and simulation circuit
CN104184575A (en) Rikitake-system-based four-dimensional non-balance-point hyperchaotic system and simulation circuit
CN104202144A (en) Rikitake system based balance-point-free four-dimensional hyper-chaos system and analog circuit
CN103731256B (en) Three-dimensional non-balance-point chaotic system and artificial circuit implementation method
CN104539414A (en) Simplest five-item chaotic system and circuit implementation method thereof
CN104811296A (en) Method for building Lorenz super-chaos system beneficial for ultimate frontier estimation and circuit
CN104486061A (en) Construction method and circuit of classic Lorenz hyper-chaos system based on memristor
CN104883250A (en) Lorenz-type hyperchaotic system construction method used for ultimate boundary estimation and circuit thereof
CN104378197B (en) Based on construction method and the circuit of the Lorenz type hyperchaotic system containing x side of memristor
CN103684747A (en) Double-layered butterfly attractor chaotic generator and circuit
CN104468082A (en) Construction method and circuit of Lorenz type hyperchaotic system with y power based on memristor
CN104836658A (en) Lorenz type hyperchaotic system construction method and circuit with different feedback and convenient for ultimate boundary estimation
CN104883251A (en) Lorenz-type hyperchaotic system construction method convenient for ultimate boundary estimation and circuit thereof
CN103731129B (en) One has the double-vane attractor chaos system of 2 equalization points
CN104883252A (en) Lorenz type hyper-chaos system construction method and circuit with different variable and easy ultimate boundary estimation
CN204272146U (en) Based on the classical Lorenz hyperchaotic system circuit of memristor
CN105119709A (en) Simplest five-item chaotic system based balance-point-free four-dimensional hyper-chaotic system self-adaptive synchronization method and circuit
CN104883253A (en) Lorenz type hyper-chaotic system construction method and circuit with different variable and easy ultimate boundary estimation
CN204089837U (en) Based on the analog circuit of the four-dimension automatic switchover hyperchaotic system of L ü system
CN204145516U (en) Based on the analog circuit of two system automatic switchover hyperchaotic system of L ü system
CN204089836U (en) Based on the four systems automatic switchover hyperchaotic system analog circuit of L ü system
CN103856319B (en) Method and circuit for switching Lorenz type chaotic system provided with different fractional orders and x2

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: XU ZHENFENG

Free format text: FORMER OWNER: WANG ZHONGLIN

Effective date: 20150422

C41 Transfer of patent application or patent right or utility model
C53 Correction of patent of invention or patent application
CB03 Change of inventor or designer information

Inventor after: Xu Zhenfeng

Inventor before: Wang Zhonglin

COR Change of bibliographic data

Free format text: CORRECT: INVENTOR; FROM: WANG ZHONGLIN TO: XU ZHENFENG

TA01 Transfer of patent application right

Effective date of registration: 20150422

Address after: 256603 Jin Ting mansion, eight road, Binzhou, Shandong, the Yellow River

Applicant after: Xu Zhenfeng

Address before: 256603 Binzhou, Shandong, west of the New River Road, room, room 1-2-502

Applicant before: Wang Zhonglin

C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20190812

Address after: 256600 No. 266 Changjiang Road, Binzhou Economic Development Zone, Shandong Province

Patentee after: SHANDONG PUHUI POWER TECHNOLOGY Co.,Ltd.

Address before: 256603 Jin Ting mansion, eight road, Binzhou, Shandong, the Yellow River

Patentee before: Xu Zhenfeng

PE01 Entry into force of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of invention: Unbalanced point hyperchaotic system and simulation circuit based on three-dimensional chaotic system

Effective date of registration: 20231129

Granted publication date: 20150520

Pledgee: Industrial and Commercial Bank of China Limited Binzhou Bohai Sub branch

Pledgor: SHANDONG PUHUI POWER TECHNOLOGY Co.,Ltd.

Registration number: Y2023980068428