CN104468080B - Based on the Chen type hyperchaotic system circuit containing x side of memristor - Google Patents
Based on the Chen type hyperchaotic system circuit containing x side of memristor Download PDFInfo
- Publication number
- CN104468080B CN104468080B CN201410724988.6A CN201410724988A CN104468080B CN 104468080 B CN104468080 B CN 104468080B CN 201410724988 A CN201410724988 A CN 201410724988A CN 104468080 B CN104468080 B CN 104468080B
- Authority
- CN
- China
- Prior art keywords
- pin
- operational amplifier
- multiplier
- connects
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 abstract description 9
- 238000010276 construction Methods 0.000 abstract description 5
- 230000015572 biosynthetic process Effects 0.000 abstract description 2
- 230000004907 flux Effects 0.000 description 2
- 230000000739 chaotic effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007634 remodeling Methods 0.000 description 1
Abstract
The present invention relates to the construction process of a kind of Chen type hyperchaotic system containing x side based on memristor and circuit, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, utilize the memristor model that operational amplifier U6 and multiplier U7 and multiplier U8 realizes in the present invention, operational amplifier U1 connects operational amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 connects operational amplifier U3 and multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, the present invention is containing on the basis of the Chen type chaos system of x side, utilize one to recall resistance element and increase by a four-dimensional hyperchaotic system of dimension formation, propose the novel method that memristor is applied to hyperchaotic system.
Description
Technical field
The present invention relates to a kind of chaos system and circuit realiration, in particular to construction process and the circuit of a kind of Chen type hyperchaotic system containing x side based on memristor.
Background technology
Currently, the method constructing four dimension ultra-chaos is mainly on the basis of three-dimensional chaotic system, increase by a dimension and form four-dimensional hyperchaotic system, memristor is as the physical component of HP Lab new discovery in 2008, the Cai Shi diode in cai's circuit can be replaced to form four dimensional chaos system, to be formed super chaos in cai's circuit then needs 2 to recall resistance element, it is thus desirable to five dimensions or five tie up above system, having, the circuit system realizing super chaos in the four-dimensional system recalling resistance element is also fewer, the method that memristor is applied to four-dimensional hyperchaotic system is not also suggested, this is the deficiencies in the prior art parts.
Summary of the invention
The technical problem to be solved in the present invention is to provide construction process and the circuit of a kind of Chen type hyperchaotic system containing x side based on memristor:
1. based on the construction process of Chen type hyperchaotic system containing x side of memristor, it is characterised in that, comprise the following steps:
(1) Chen type chaos system i containing x side is:
In formula, x, y, z are state variables;
(2) to be magnetic control memristor model ii be described memristor:
WhereinRepresent that resistance is recalled in magnetic control,Represent magnetic flux;
(3) the magnetic control memristor model of ii asked lead to recall and lead device model iii and be:
Represent that magnetic control is recalled to lead;
(4) magnetic control recalled lead device model iii as a dimension system variable, be added in containing on the first equation of the Chen type chaos system of x side, obtain a kind of Chen type hyperchaotic system iv containing x side based on memristor:
In formula, x, y, z, u are state variables, parameter value a=35, b=3, c=28, m=8, n=0.006, k=1;
(5) based on the circuit of system iv structure, operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity is utilized to realize addition, anti-phase and integral operation, utilize the multiplying that multiplier U4 and multiplier U5 realizes in system, operational amplifier U6 and multiplier U7, multiplier U8 and electric capacity is utilized to realize described memristor model, described operational amplifier U1, U2 and U3 adopt LF347BN, described multiplier U4, U5, U7 and U8 adopt AD633JN, and described operational amplifier U6 adopts LF353N;
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 1st pin directly connects the 1st pin and the 3rd pin of multiplier U5, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
1st pin of described multiplier U4 connects the 7th pin of operational amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 3rd pin connects the 1st pin of operational amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 3rd pin connect the 1st pin of operational amplifier U1, and the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1.
2. magnetic control memristor described in is realized by operational amplifier U6 and multiplier U7 and multiplier U8, and described operational amplifier U6 connects operational amplifier U1 and multiplier U7 and multiplier U8, multiplier U7 and connects multiplier U8, multiplier U8 connection operational amplifier U2;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, the 13rd pin of operational amplifier U1 is connected by resistance R8 and resistance Rx3, connected the 13rd pin of operational amplifier U1 by resistance R8 and resistance Rx2, the 7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 3rd pin connect the 7th pin of operational amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,1st pin directly connects the 8th pin of operational amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
3. based on the Chen type hyperchaotic system circuit containing x side of memristor, it is characterized in that, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, operational amplifier U6 and multiplier U7 and multiplier U8 is utilized to realize described memristor model, operational amplifier U1 connects operational amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 connects multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 1st pin directly connects the 1st pin and the 3rd pin of multiplier U5, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
1st pin of described multiplier U4 connects the 7th pin of operational amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 3rd pin connects the 1st pin of operational amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 3rd pin connect the 1st pin of operational amplifier U1, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, the 13rd pin of operational amplifier U1 is connected by resistance R8 and resistance Rx3, connected the 13rd pin of operational amplifier U1 by resistance R8 and resistance Rx2, the 7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 3rd pin connect the 7th pin of operational amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,1st pin directly connects the 8th pin of operational amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
Useful effect: the present invention is containing, on the basis of the Chen type chaos system of x side, utilizing one to recall resistance element increases by a four-dimensional hyperchaotic system of dimension formation, it is proposed that memristor is applied to the novel method of hyperchaotic system.
Accompanying drawing explanation
Fig. 1 is the circuit connection structure schematic diagram of the preferred embodiment of the present invention.
Fig. 2 realizes in the present invention recalling the actual interface chart of the circuit leading device.
Fig. 3 is the actual interface chart of circuit of operational amplifier U1.
Fig. 4 is the actual interface chart of circuit of multiplier U4 and operational amplifier U2.
Fig. 5 is the actual interface chart of circuit of multiplier U5 and operational amplifier U3.
Embodiment
Below in conjunction with accompanying drawing and preferred embodiment, the present invention is further described in detail, see Fig. 1-Fig. 5.
1. based on the construction process of Chen type hyperchaotic system containing x side of memristor, it is characterised in that, comprise the following steps:
(1) Chen type chaos system i containing x side is:
In formula, x, y, z are state variables;
(2) to be magnetic control memristor model ii be described memristor:
WhereinRepresent that resistance is recalled in magnetic control,Represent magnetic flux;
(3) the magnetic control memristor model of ii asked lead to recall and lead device model iii and be:
Represent that magnetic control is recalled to lead;
(4) magnetic control recalled lead device model iii as a dimension system variable, be added in containing on the first equation of the Chen type chaos system of x side, obtain a kind of Chen type hyperchaotic system iv containing x side based on memristor:
In formula, x, y, z, u are state variables, parameter value a=35, b=3, c=28, m=8, n=0.006, k=1;
(5) based on the circuit of system iv structure, operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity is utilized to realize addition, anti-phase and integral operation, utilize the multiplying that multiplier U4 and multiplier U5 realizes in system, operational amplifier U6 and multiplier U7, multiplier U8 and electric capacity is utilized to realize described memristor model, described operational amplifier U1, U2 and U3 adopt LF347BN, described multiplier U4, U5, U7 and U8 adopt AD633JN, and described operational amplifier U6 adopts LF353N;
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 1st pin directly connects the 1st pin and the 3rd pin of multiplier U5, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
1st pin of described multiplier U4 connects the 7th pin of operational amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 3rd pin connects the 1st pin of operational amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 3rd pin connect the 1st pin of operational amplifier U1, and the 2nd pin, the 4th pin, the 6th pin ground connection, the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1.
2. magnetic control memristor described in is realized by operational amplifier U6 and multiplier U7 and multiplier U8, and described operational amplifier U6 connects operational amplifier U1 and multiplier U7 and multiplier U8, multiplier U7 and connects multiplier U8, multiplier U8 connection operational amplifier U2;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, the 13rd pin of operational amplifier U1 is connected by resistance R8 and resistance Rx2, connected the 13rd pin of operational amplifier U1 by resistance R8 and resistance Rx3, the 7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 3rd pin connect the 7th pin of operational amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,1st pin directly connects the 8th pin of operational amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
3. based on the Chen type hyperchaotic system circuit containing x side of memristor, it is characterized in that, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, operational amplifier U6 and multiplier U7 and multiplier U8 is utilized to realize described memristor model, operational amplifier U1 connects operational amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 connects multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 1st pin directly connects the 1st pin and the 3rd pin of multiplier U5, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
1st pin of described multiplier U4 connects the 7th pin of operational amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 3rd pin connects the 1st pin of operational amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 3rd pin connect the 1st pin of operational amplifier U1, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, the 13rd pin of operational amplifier U1 is connected by resistance R8 and resistance Rx3, connected the 13rd pin of operational amplifier U1 by resistance R8 and resistance Rx2, the 7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 3rd pin connect the 7th pin of operational amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,1st pin directly connects the 8th pin of operational amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
Certainly, above-mentioned explanation is not to the restriction of invention, and the present invention is also not limited only to above-mentioned citing, and change, remodeling, interpolation or the replacement that those skilled in the art make in the essential scope of the present invention, also belongs to protection scope of the present invention.
Claims (1)
1. based on the Chen type hyperchaotic system circuit containing x side of memristor, it is characterized in that, utilize operational amplifier U1, operational amplifier U2, operational amplifier U3 and resistance, electric capacity realizes addition, anti-phase and integral operation, utilize multiplier U4, the multiplying in system is realized with multiplier U5, operational amplifier U6 and multiplier U7 and multiplier U8 is utilized to realize described memristor model, operational amplifier U1 connects operational amplifier U2, operational amplifier U6 and multiplier U4, multiplier U5, multiplier U8, operational amplifier U2 connects multiplier U4, operational amplifier U3 connects multiplier U5, operational amplifier U6 connects multiplier U7 and multiplier U8, multiplier U7 connects multiplier U8, described operational amplifier U1, U2 and U3 adopts LF347BN, described multiplier U4, U5, U7 and U8 adopts AD633JN, described operational amplifier U6 adopts LF353N,
1st pin of described operational amplifier U1 connects the 2nd pin by electric capacity Cx, the 6th pin is connected by resistance R2, 1st pin directly connects the 1st pin and the 3rd pin of multiplier U5, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, 9th pin is unsettled, 6th pin connects the 7th pin by resistance R3, 7th pin connects the 13rd pin by resistance Rx1, the 13rd pin of operational amplifier U2 is connect by resistance Ry1, 7th pin directly connects the 1st pin of multiplier U4, 13rd pin connects the 14th pin by resistance Rx, 14th pin connects the 2nd pin by resistance R1,
1st pin of described operational amplifier U2, 2nd pin, 6th pin, 7th pin is unsettled, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin connects the 13rd pin by resistance Ry2, the 13rd pin of operational amplifier U1 is connect by resistance Rx2, the 13rd pin of operational amplifier U1 is connect by resistance Rx3, the 6th pin of operational amplifier U6 is connect by resistance R8, by the 7th pin of the series connection multiplier U8 of resistance R10 and resistance R9, the 9th pin is connect by electric capacity Cy, 8th pin directly connects the 1st pin of multiplier U8, 13rd pin connects the 14th pin by resistance Ry, 14th pin connects the 9th pin by resistance R4,
1st pin of described operational amplifier U3 connects the 2nd pin by electric capacity Cz, the 6th pin is connect by resistance R6,1st pin directly connects the 3rd pin of multiplier U4,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin, the 9th pin are unsettled, 6th pin connects the 7th pin by resistance R7,7th pin connects the 13rd pin by resistance Rz2,13rd pin connects the 14th pin by resistance Rz, and the 14th pin connects the 2nd pin by resistance R5;
1st pin of described multiplier U4 connects the 7th pin of operational amplifier U1,2nd pin, the 4th pin, the 6th pin ground connection, 3rd pin connects the 1st pin of operational amplifier U3,5th pin meets VEE, 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U2 by resistance Ry3;
1st pin of described multiplier U5 and the 3rd pin connect the 1st pin of operational amplifier U1, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 8th pin meets VCC, and the 7th pin connects the 13rd pin of operational amplifier U3 by resistance Rz1;
1st pin of described operational amplifier U6, the 2nd pin, the 3rd pin are unsettled, 4th pin meets VEE, 5th pin ground connection, 6th pin connects the 7th pin by electric capacity C4, the 13rd pin of operational amplifier U1 is connected by resistance R8 and resistance Rx3, connected the 13rd pin of operational amplifier U1 by resistance R8 and resistance Rx2, the 7th pin directly connects the 1st pin and the 3rd pin of multiplier U7, and the 8th pin meets VCC;
1st pin of described multiplier U7 and the 3rd pin connect the 7th pin of operational amplifier U6, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 3rd pin of multiplier U8, and the 8th pin meets VCC;
1st pin of described multiplier U8 connects the 6th pin of operational amplifier U6 by resistance R8, by series connection the 7th pin of resistance R10 and resistance R9,1st pin directly connects the 8th pin of operational amplifier U2,2nd pin, the 4th pin, the 6th pin ground connection, 5th pin meets VEE, 7th pin connects the 13rd pin of operational amplifier U1 by resistance R9, and the 8th pin meets VCC.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410724988.6A CN104468080B (en) | 2014-12-03 | 2014-12-03 | Based on the Chen type hyperchaotic system circuit containing x side of memristor |
| CN201610101334.7A CN105681019B (en) | 2014-12-03 | 2014-12-03 | The construction method of the Chen type hyperchaotic systems containing the side x based on memristor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410724988.6A CN104468080B (en) | 2014-12-03 | 2014-12-03 | Based on the Chen type hyperchaotic system circuit containing x side of memristor |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610101334.7A Division CN105681019B (en) | 2014-12-03 | 2014-12-03 | The construction method of the Chen type hyperchaotic systems containing the side x based on memristor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104468080A CN104468080A (en) | 2015-03-25 |
| CN104468080B true CN104468080B (en) | 2016-06-01 |
Family
ID=52913516
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410724988.6A Expired - Fee Related CN104468080B (en) | 2014-12-03 | 2014-12-03 | Based on the Chen type hyperchaotic system circuit containing x side of memristor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104468080B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105262577A (en) * | 2015-09-09 | 2016-01-20 | 王春梅 | Adaptive synchronization method and circuit of memristor-based x-power-including Chen hyper-chaotic system |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202998051U (en) * | 2012-12-27 | 2013-06-12 | 西南大学 | Memristor-based hyperchaotic-system realization circuit |
| CN103872986A (en) * | 2013-12-20 | 2014-06-18 | 广西大学 | Memristor-based Duffing-van der Pol oscillating circuit |
| CN104022864A (en) * | 2014-06-04 | 2014-09-03 | 常州大学 | Memristor chaotic signal generator implemented based on diode bridge |
| CN204244259U (en) * | 2014-12-03 | 2015-04-01 | 滨州学院 | Based on the Chen type hyperchaotic system circuit containing x side of memristor |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104009748B (en) * | 2014-06-13 | 2017-08-08 | 西南大学 | It is a kind of that there is the memristor hyperchaotic system and chaos circuit for enriching dynamic behavior |
-
2014
- 2014-12-03 CN CN201410724988.6A patent/CN104468080B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202998051U (en) * | 2012-12-27 | 2013-06-12 | 西南大学 | Memristor-based hyperchaotic-system realization circuit |
| CN103872986A (en) * | 2013-12-20 | 2014-06-18 | 广西大学 | Memristor-based Duffing-van der Pol oscillating circuit |
| CN104022864A (en) * | 2014-06-04 | 2014-09-03 | 常州大学 | Memristor chaotic signal generator implemented based on diode bridge |
| CN204244259U (en) * | 2014-12-03 | 2015-04-01 | 滨州学院 | Based on the Chen type hyperchaotic system circuit containing x side of memristor |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104468080A (en) | 2015-03-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104378197B (en) | Based on construction method and the circuit of the Lorenz type hyperchaotic system containing x side of memristor | |
| CN104486061A (en) | Construction method and circuit of classic Lorenz hyper-chaos system based on memristor | |
| CN104468082A (en) | Construction method and circuit of Lorenz type hyperchaotic system with y power based on memristor | |
| CN104811296A (en) | Method for building Lorenz super-chaos system beneficial for ultimate frontier estimation and circuit | |
| CN104393986A (en) | Memristor based four-wing hyper-chaos system establishing method and circuit implementation | |
| CN104202150B (en) | Based on 0.2 rank Chen chaos system circuit of chain type fractional order integration circuit module | |
| CN104883250A (en) | Lorenz-type hyperchaotic system construction method used for ultimate boundary estimation and circuit thereof | |
| CN104539414A (en) | Simplest five-item chaotic system and circuit implementation method thereof | |
| CN104836658A (en) | Lorenz type hyperchaotic system construction method and circuit with different feedback and convenient for ultimate boundary estimation | |
| CN204272145U (en) | Based on the Chen type hyperchaotic system circuit containing y side of memristor | |
| CN204272146U (en) | Based on the classical Lorenz hyperchaotic system circuit of memristor | |
| CN104539413B (en) | Based on the Chen type hyperchaotic system circuit containing y side of memristor | |
| CN104468080B (en) | Based on the Chen type hyperchaotic system circuit containing x side of memristor | |
| CN104883252A (en) | Lorenz type hyper-chaos system construction method and circuit with different variable and easy ultimate boundary estimation | |
| CN105577358A (en) | Construction method of memristor-based Lu type hyper-chaotic system including y party | |
| CN104468079B (en) | Based on construction method and the circuit of the classical Chen hyperchaotic system of memristor | |
| CN104468077A (en) | Construction method and circuit of Lu type hyperchaotic system with y power based on memristor | |
| CN105634725A (en) | Ultimate boundary estimation facilitating Lorenz-type hyperchaotic system construction method with different variable | |
| CN204290990U (en) | Based on the classical Lu hyperchaotic system circuit of memristor | |
| CN105681019A (en) | Construction method of Chen type hyper-chaotic system with x power based on memristor | |
| CN204272144U (en) | Based on the Lorenz type hyperchaotic system circuit containing y side of memristor | |
| CN204272147U (en) | Based on the Lorenz type hyperchaotic system circuit containing x side of memristor | |
| CN204244259U (en) | Based on the Chen type hyperchaotic system circuit containing x side of memristor | |
| CN204290991U (en) | Based on the Lu type hyperchaotic system circuit containing y side of memristor | |
| CN104917602A (en) | Lorenz type four-system-switching hyperchaotic system construction method and circuit for convenient ultimate boundary estimation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| CB03 | Change of inventor or designer information |
Inventor after: Zhu Haipeng Inventor after: Zhang Hai Inventor after: Liu Zongjie Inventor after: Jiang Yafen Inventor after: Zhu Yudong Inventor after: Dong Zhen Inventor after: Han Jianwei Inventor after: Kong Ping Inventor after: Liu Shuhua Inventor after: Zhang Qiliang Inventor after: Yang Yilu Inventor after: Lu Qingdong Inventor before: Wang Chunmei |
|
| COR | Change of bibliographic data | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20160503 Address after: 272100 Jining high tech Development Zone, Shandong Torch Road, No. 28 Applicant after: Jining Power Supply Company State Grid Shandong Electric Power Co., Ltd. Applicant after: State Grid Corporation of China Address before: 256603 Binzhou, Shandong, west of the New River Road, room, room 1-2-502 Applicant before: Wang Chunmei |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160601 Termination date: 20191203 |