CN103745050B - A kind of pin mapping method and system - Google Patents
A kind of pin mapping method and system Download PDFInfo
- Publication number
- CN103745050B CN103745050B CN201310741560.8A CN201310741560A CN103745050B CN 103745050 B CN103745050 B CN 103745050B CN 201310741560 A CN201310741560 A CN 201310741560A CN 103745050 B CN103745050 B CN 103745050B
- Authority
- CN
- China
- Prior art keywords
- pin
- motherboard
- numbering
- functional module
- daughter board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
The invention provides a kind of pin mapping method and system, to solve, mapping method workload of the prior art is big, efficiency is low, the inaccurate problem of mapping relations of the pin drawn.Wherein method includes: call the script file being pre-configured with under assigned catalogue；Analyzing script file, script file includes: the sub-socket pin numbering of the daughter board of mapping relations is numbered, had to the mother socket of the motherboard that daughter board inserts, and, the pin network name of functional module on daughter board；From default data base, the pin numbering of functional module on the motherboard of correspondence is searched according to the mother socket numbering of motherboard and the sub-socket pin numbering of daughter board；According on daughter board functional module pin network name and on motherboard the pin numbering of functional module be integrated into output file；Export described output file.The efficiency of pin mapping of the present invention is higher, and the mapping relations of the pin drawn are more accurate.
Description
Technical field
The present embodiments relate to technical field of integrated circuits, particularly relate to a kind of pin mapping method and
System.
Background technology
Integrated circuit (Integrated Circuit, IC) is a kind of microelectronic device or parts, uses one
Fixed technique, elements such as transistor, diode, resistance, electric capacity and inductance required in a circuit
And wiring interconnection is together, is produced on a fritter or a few fritter semiconductor wafer or dielectric substrate, then seals
It is contained in a shell, becomes the microstructure with required circuit function.Continuous along with user's request
Promoting, integrated circuit is also constantly developing to large scale integrated circuit.
In order to improve the versatility of integrated circuit, the design of motherboard and daughter board can be used.Wherein,
Motherboard can include some corn module, such as FPGA(Field-Programmable Gate
Array, i.e. field programmable gate array) etc., motherboard is additionally provided with mother socket for inserting daughter board；
Some accommodation function modules, such as Flash chip, USB(Universal Serial can be included on daughter board
Bus, USB (universal serial bus)) etc., daughter board is additionally provided with the son matched with the mother socket on motherboard and inserts
Seat.After the sub-socket on daughter board is inserted the mother socket on motherboard, the pin of the functional module on daughter board
Mapping relations can be formed with the pin of the functional module on motherboard, thus can be real between daughter board and motherboard
Now communicate.
But, due to the corn module in mother sockets different in motherboard and motherboard annexation not
With, when therefore the sub-socket of same daughter board being inserted on different mother sockets, the functional module on daughter board
The mapping relations of pin and the pin of the functional module on motherboard also can change.
For the problems referred to above, current common practice is the service manual that user compares circuit board, by motherboard
On the pin of upper functional module and daughter board, the pin of functional module compares, and is then manually entered pin
Mapping relations.
But this kind of mode needs user constantly to consult handbook, and workload is big, efficiency is low, and user exists
Collation process may be made mistakes, cause the mapping relations of pin finally drawn inaccurate.
Summary of the invention
Embodiments provide a kind of pin mapping method and system, to solve of the prior art reflecting
Shooting method workload is big, efficiency is low, the inaccurate problem of mapping relations of the pin drawn.
In order to solve the problems referred to above, the invention discloses a kind of pin mapping method, it is characterised in that bag
Include:
Call the script file being pre-configured with under assigned catalogue；
Resolving described script file, described script file includes: the mother socket of the motherboard that daughter board inserts is compiled
Number, there is the sub-socket pin numbering of the described daughter board of mapping relations, and, function mould on described daughter board
The pin network name of block；
The sub-socket pin numbering with described daughter board is numbered from default number according to the mother socket of described motherboard
According to storehouse is searched the pin numbering of functional module on the described motherboard of correspondence；
According to the pin network name of functional module and the pin of functional module on described motherboard on described daughter board
Numbering is integrated into output file；
Export described output file；The sub-socket of described daughter board is being inserted by described output file for display
After the mother socket of the mother socket numbering correspondence of described motherboard, on described daughter board, the pin of functional module is with described
The mapping relations of the pin of functional module on motherboard.
Preferably, the step calling the script file being pre-configured with under assigned catalogue described in includes:
Write described assigned catalogue by call instruction, or write described appointment by catalogue change order
Catalogue；
Write the title of described script file by described call instruction, and call name under described assigned catalogue
Claim the script file identical with the title of described script file.
Preferably, storage has the mother socket numbering of the motherboard of mapping relations, motherboard in described data base
The pin numbering of functional module in mother socket pin numbering and motherboard,
The described mother socket according to described motherboard numbers the sub-socket pin numbering with described daughter board from presetting
Data base in search the step of pin numbering of functional module on the motherboard of correspondence and include:
Sub-socket pin numbering according to described daughter board obtains the mother socket pin numbering of corresponding motherboard, institute
The mother socket pin numbering stating motherboard is identical with the sub-socket pin numbering of described daughter board；
The mother socket numbering with described motherboard and the female plug seat pipe of described motherboard is searched from described data base
Foot numbering meets the pin numbering of functional module on the motherboard of mapping relations, and this numbering is described correspondence
The pin numbering of functional module on motherboard.
Preferably, after resolving described script file, also include:
Judge whether the pin of functional module on the sub-socket pin numbering of daughter board that repeats and daughter board
Network name；
If existing, then terminate pin mapping process；
If not existing, then perform the described mother socket according to described motherboard and number and the sub-socket of described daughter board
The step of the pin numbering of functional module on the motherboard of correspondence is searched in pin numbering from default data base.
Preferably, described according to function on the pin network name of functional module on described daughter board and described motherboard
The pin numbering of module is integrated into the step of output file and includes:
If on the described motherboard found, the pin numbering of functional module is one, then by the mother of described motherboard
The pin numbering of functional module and the pipe of functional module on described daughter board on socket coding, described motherboard
Foot network name is integrated into output file；
If on the described motherboard found, the pin numbering of functional module is multiple, then from described data base
Search the numbering of functional module on described motherboard, by merit on the mother socket numbering of described motherboard, described motherboard
Can functional module on the numbering of functional module and described daughter board on the pin numbering of module, described motherboard
Pin network name be integrated into output file.
Preferably, described script file is text TXT file, and described output file is that user retrains UCF
File or Tool Command Language TCL file.
According to a further aspect in the invention, a kind of pin mapping system is also disclosed, it is characterised in that bag
Include:
Calling module, for calling the script file being pre-configured with under assigned catalogue；
Parsing module, is used for resolving described script file, and described script file includes: daughter board inserts
The sub-socket pin numbering of the described daughter board of mapping relations is numbered, had to the mother socket of motherboard, and, institute
State the pin network name of functional module on daughter board；
Search module, for numbering according to the mother socket of described motherboard and the sub-socket pin volume of described daughter board
From default data base, number search the pin numbering of functional module on the described motherboard of correspondence；
Integrate module, for according to merit on the pin network name of functional module on described daughter board and described motherboard
The pin numbering of energy module is integrated into output file；
Output module, is used for exporting described output file；Described output file is for showing by described son
After the sub-socket of plate inserts the mother socket of mother socket numbering correspondence of described motherboard, function mould on described daughter board
The pin of block and the mapping relations of the pin of functional module on described motherboard.
Preferably, described calling module includes:
Write submodule, for writing described assigned catalogue by call instruction, or is changed by catalogue
Order writes described assigned catalogue；
Call submodule, for being write the title of described script file by described call instruction, and call
The script file that under described assigned catalogue, title is identical with the title of described script file.
Preferably, storage has the mother socket numbering of the motherboard of mapping relations, motherboard in described data base
The pin numbering of functional module in mother socket pin numbering and motherboard,
Described lookup module includes:
Obtain submodule, for obtaining the mother of corresponding motherboard according to the sub-socket pin numbering of described daughter board
Socket pin numbering, the sub-socket pin numbering phase of the mother socket pin numbering of described motherboard and described daughter board
With；
Search submodule, number and described with the mother socket of described motherboard for searching from described data base
The mother socket pin numbering of motherboard meets the pin numbering of functional module on the motherboard of mapping relations, this numbering
It is the pin numbering of functional module on the motherboard of described correspondence.
Preferably, described integration module includes:
First integron module, is one for the pin numbering of functional module on the described motherboard found
Time individual, by the pin numbering of functional module, Yi Jisuo on the mother socket numbering of described motherboard, described motherboard
The pin network name stating functional module on daughter board is integrated into output file；
Second integrates module, is multiple for the pin numbering of functional module on the described motherboard found
Time, from described data base, search the numbering of functional module on described motherboard, by the mother socket of described motherboard
Numbering, on described motherboard on the pin numbering of functional module, described motherboard functional module numbering and
On described daughter board, the pin network name of functional module is integrated into output file.
Compared with prior art, the embodiment of the present invention includes advantages below:
In the embodiment of the present invention, when being required for some daughter board and carrying out pin mapping, first can adjust
With script file corresponding to this daughter board being pre-configured with under assigned catalogue, and analyzing script file, script literary composition
Part includes: the sub-socket pipe of the daughter board of mapping relations is numbered, had to the mother socket of the motherboard that daughter board inserts
Foot is numbered, and, the pin network name of functional module on daughter board；Then can be according to the mother socket of motherboard
Function mould on the motherboard of correspondence is searched in the sub-socket pin numbering of numbering and daughter board from default data base
The pin numbering of block；Last according to the pin network name of functional module and functional module on motherboard on daughter board
Pin numbering is integrated into output file, and exports this output file, and this output file is for showing by son
After the sub-socket of plate inserts the mother socket of mother socket numbering correspondence of motherboard, the pin of functional module on daughter board
With the mapping relations of the pin of functional module on motherboard.
Can be according to the information in the script file pre-set and the number preset in the embodiment of the present invention
It is automatically performed the pin of functional module on the pin of functional module on daughter board and motherboard according to the information in storehouse
Mapping process, thus obtain when the sub-socket of same daughter board is inserted on different mother sockets respectively,
The mapping relations of the pin of functional module on the pin of functional module and motherboard on daughter board, without again by
User consults handbook and carries out the comparison of pin, and the efficiency of embodiment of the present invention pin mapping is higher, and
The mapping relations of the pin gone out are more accurate.
Accompanying drawing explanation
Fig. 1 is the schematic diagram of a kind of motherboard of the embodiment of the present invention one；
Fig. 2 is the schematic diagram of a seed plate of the embodiment of the present invention one；
Fig. 3 is the schematic diagram being inserted in the motherboard shown in Fig. 1 by the daughter board shown in Fig. 2；
Fig. 4 is the flow chart of a kind of pin mapping method of the embodiment of the present invention one；
Fig. 5 is the flow chart of a kind of pin mapping method of the embodiment of the present invention two；
Fig. 6 is the structured flowchart of a kind of pin mapping device of the embodiment of the present invention three.
Detailed description of the invention
Understandable, below in conjunction with the accompanying drawings for enabling the above-mentioned purpose of the present invention, feature and advantage to become apparent from
The present invention is further detailed explanation with detailed description of the invention.
In the integrated circuit of design design using motherboard and daughter board, due to mothers different in motherboard
Socket is different from the annexation of functional module on motherboard, therefore the sub-socket of same daughter board is inserted mother
Time on mother sockets different in plate, the pin of functional module and the pin of functional module on motherboard on daughter board
Mapping relations also can change.
Common practice when obtaining above-mentioned pin mapping relation is the use that user compares circuit board at present
Handbook, by motherboard functional module pin and on daughter board the pin of functional module compare, then hands
The mapping relations of dynamic input pin.But this kind of mode needs user constantly to consult handbook, workload is big,
Efficiency is low, and user may make mistakes in collation process, causes the mapping of the pin finally drawn to be closed
It is inaccurate.
For the problems referred to above, the embodiment of the present invention proposes a kind of pin mapping method and system, it is possible to from
Move the mapping of the pin of functional module on the pin of functional module on motherboard and daughter board, improved pin and reflect
The efficiency penetrated and accuracy.
Below, by each embodiment following, the pin mapping method and system of the present invention is situated between in detail
Continue.
Embodiment one:
It is introduced first against motherboard and daughter board.
Fig. 1 is the schematic diagram of a kind of motherboard of the embodiment of the present invention one, it will be seen from figure 1 that this mother
Include 2 functional modules on plate, and be provided around 12 mother sockets 2 functional modules.
Fig. 2 is the schematic diagram of a seed plate of the embodiment of the present invention one, wraps as can be seen from Figure 2 on this daughter board
Include 2 functional modules, and be provided with 2 sub-sockets.Fig. 3 is to be inserted into by the daughter board shown in Fig. 2
On daughter board two sub-sockets, in Fig. 3, are inserted respectively into motherboard by the schematic diagram in the motherboard shown in Fig. 1
On two mother sockets on.
It should be noted that the motherboard shown in Fig. 1 and the daughter board shown in Fig. 2 are used merely as example, this
In bright embodiment, motherboard and daughter board can also be other form.Wherein, the functional module on motherboard is permissible
For FPGA etc., the functional module on daughter board can be peripheral function circuit, such as Flash chip, USB
Deng.
In the embodiment of the present invention, can be that each mother socket in motherboard arranges a numbering and makes a distinction,
Each pin on mother socket has a numbering, and on motherboard, each pin of functional module also has one
Individual numbering；Each pin on the sub-socket of daughter board has a numbering, and on daughter board, functional module is every
Individual pin has a network name.Owing to the functional module on motherboard is corn module, this function mould
The effect of each pin of block may be identical, is the most all used as input and output, and the functional module on daughter board
For accommodation function module, the effect of each pin of this functional module may be different, and therefore, the present invention is real
Execute in example and can represent by numbering for each pin of functional module on motherboard, and for function on daughter board
Each pin of module can represent with network name.
Due to when the sub-socket of same daughter board is inserted on mother sockets different in motherboard, on daughter board
The pin of functional module the most different from the mapping relations of the pin of the functional module on motherboard.Therefore this
Can divide two kinds of mapping relations in bright embodiment, a kind of is the mother socket numbering of motherboard, the female plug of motherboard
Seat pin numbering and, on motherboard the mapping relations of the pin numbering of functional module (the most above-mentioned three has
There are mapping relations)；Another kind is the pin net of functional module on the sub-socket pin numbering of daughter board and daughter board
The mapping relations of network name.
Such as, the pin numbering on the numbered J1 of mother socket, this mother socket J1 be 6, this pin 1
On the motherboard connected, the pin numbering of functional module is T2, therefore J1,6, T2 be i.e. to there is mapping close
System.Same, functional module on the daughter board that the pin numbering on sub-socket is 6, this pin 6 connects
The entitled hy1 of pin network, therefore 6, hy1 i.e. there are mapping relations.
Below, the pin mapping method of the embodiment of the present invention is introduced.
With reference to Fig. 4, it is shown that the flow chart of a kind of pin mapping method of the embodiment of the present invention one, the party
Method specifically may include steps of:
Step 401, calls the script file being pre-configured with under assigned catalogue.
In the embodiment of the present invention, in advance for the script file that different daughter boards is differently configured, and can incite somebody to action
This script file is saved under assigned catalogue.Due to function mould in the sub-socket pin numbering of daughter board and daughter board
The pin network name of block has mapping relations, therefore can show that this kind maps by this script file
Relation, for use as foundation during pin mapping.When being required for some daughter board and carrying out pin mapping,
First the script file configured in advance under assigned catalogue can be called for this daughter board.
Step 402, resolves described script file, and described script file includes: the motherboard that daughter board inserts
Mother socket numbering, there is the sub-socket pin numbering of the described daughter board of mapping relations, and, described son
The pin network name of functional module on plate.
Owing to can include multiple mother socket on motherboard, the sub-socket on daughter board is inserted on motherboard
Any one mother socket in, and when being inserted in different mother sockets, the pipe of functional module on daughter board
Foot is the most different from the mapping relations of the pin of functional module on described motherboard, therefore in the embodiment of the present invention
During for certain daughter board configuration script file, this script file is possible not only to include that there are mapping relations
The sub-socket pin numbering of described daughter board, and, the pin network name of functional module on described daughter board, also
The mother socket numbering of the motherboard that this daughter board inserts can be included.
After the script file being pre-configured with under calling assigned catalogue, described script file can be carried out
Resolving, such as, can resolve described script file line by line, it can be described for resolving the result obtained
The described daughter board of mapping relations is numbered, had to the mother socket of the motherboard that the daughter board that script file includes inserts
Sub-socket pin numbering, and, the information such as pin network name of functional module on described daughter board.
Step 403, according to described motherboard mother socket number and described daughter board sub-socket pin numbering from
The data base preset searches the pin numbering of functional module on the described motherboard of correspondence.
In the embodiment of the present invention, a data base can be pre-set, and will there is the motherboard of mapping relations
The pin numbering storage of functional module on mother socket numbering, the mother socket pin numbering of motherboard and motherboard
In this data base, during pin mapping, in this data base, the information of storage i.e. can be used as mapping
Foundation.
Described script file is carried out after parsing obtains above-mentioned information, i.e. can be according to the mother of described motherboard
Socket coding search from default data base with the sub-socket pin numbering of described daughter board corresponding described in
The pin numbering of functional module on motherboard.
Step 404, according to function mould on the pin network name of functional module on described daughter board and described motherboard
The pin numbering of block is integrated into output file.
The pipe of functional module on the pin network name obtaining functional module on described daughter board and described motherboard
After foot numbering, the two pin is i.e. corresponding, therefore can be according to the pipe of functional module on described daughter board
On foot network name and described motherboard, the pin numbering of functional module is integrated into output file.
Described output file is displayed for the mother that the sub-socket of described daughter board inserts described motherboard
After the mother socket that socket coding is corresponding, the pin of functional module and function mould on described motherboard on described daughter board
The mapping relations of the pin of block.
Step 405, exports described output file.
Being exported by described output file, user can learn function on described daughter board by described output file
The pin of module and the mapping relations of the pin of functional module on described motherboard, then according to these mapping relations
Perform associative operation.
Can be according to the information in the script file pre-set and the number preset in the embodiment of the present invention
It is automatically performed the pin of functional module on the pin of functional module on daughter board and motherboard according to the information in storehouse
Mapping process, thus obtain when the sub-socket of same daughter board is inserted on different mother sockets respectively,
The mapping relations of the pin of functional module on the pin of functional module and motherboard on daughter board, without again by
User consults handbook and carries out the comparison of pin, and the efficiency of embodiment of the present invention pin mapping is higher, and
The mapping relations of the pin gone out are more accurate.
Embodiment two:
With reference to Fig. 5, it is shown that the flow chart of a kind of pin mapping method of the embodiment of the present invention two, the party
Method specifically may include steps of:
Step 501, calls the script file being pre-configured with under assigned catalogue.
In the embodiment of the present invention, described script file can be text TXT file, and this script file is
For the TXT file of daughter board configuration, can be according to different demands, configure not for different daughter board
Same script file, the title of each script file is different.After configuring script file, can be by
It is saved under assigned catalogue, follow-up can search this script file, such as, institute under this assigned catalogue
Stating assigned catalogue can be " F: \ HyperSilicon \ ProtoWizard-DH \ bin ".Certainly, described
Script file can also use other file type, and described assigned catalogue can also be other catalogue,
This is not any limitation as by the embodiment of the present invention.
In one preferred embodiment of the invention, can call under assigned catalogue in advance by call instruction
The script file of configuration.This step 501 can include following sub-step:
Sub-step a1, is write described assigned catalogue by call instruction, or is write by catalogue change order
Enter described assigned catalogue.
Firstly, for described assigned catalogue, can by call instruction (such as in the embodiment of the present invention
Map order) write, it is also possible to write by catalogue change order (such as cd order).
Sub-step a2, is write the title of described script file, and calls described finger by described call instruction
Determine the script file that under catalogue, title is identical with the title of described script file.
In the embodiment of the present invention, it is also possible to write the title of described script file in described call instruction, refer to
Script file to be called, then can call title and described script file under described assigned catalogue
The script file that title is identical.
Such as, if described assigned catalogue is " F: \ HyperSilicon \ ProtoWizard-DH \ bin ",
Then when writing described assigned catalogue by call instruction, and during entitled " 12 " of described script file,
Described call instruction can be " map F: \ HyperSilicon \ ProtoWizard-DH \ bin \ 12.txt "；
When catalogue change order write described assigned catalogue time, described catalogue change order can be " cd: F:
HyperSilicon \ ProtoWizard-DH \ bin \ 12.txt ", described call instruction can be " map
12.txt”。
Certainly, the embodiment of the present invention can also be numbered, described for each functional module on motherboard
Call instruction can also write the numbering of functional module on described motherboard.Such as, in the embodiment of the present invention,
Can write call instruction in command Window, described call instruction can be " map a12.txt ",
Wherein " a " is the numbering of functional module on motherboard, and " 12 " are the title of script file.
Step 502, resolves described script file, and described script file includes: the motherboard that daughter board inserts
Mother socket numbering, there is the sub-socket pin numbering of the described daughter board of mapping relations, and, described son
The pin network name of functional module on plate.
In the embodiment of the present invention, described script file may include that the mother socket of the motherboard that daughter board inserts
Number, have the sub-socket pin numbering of the described daughter board of mapping relations, and, function on described daughter board
The pin network name of module.It is, of course, also possible to include the level standard of some other information, such as daughter board,
The driving of daughter board, annotation etc..
Such as, described script file can be following form:
Wherein, " Xilinx " is FPGA manufacturer, and " J1 " is the mother socket numbering of the motherboard that daughter board inserts,
" hy1 " is the pin network name of functional module on daughter board, and " 6 " are the sub-socket pin numbering of daughter board,
" LVCMOS18 " is the level standard of daughter board, and " 4 " are the SLEW parameter of daughter board, " SLOW "
Driving intensity for daughter board.
Script file in above-mentioned example simply include on 2 daughter boards the pin network name of functional module and
The sub-socket pin numbering of 2 daughter boards, can include owning on script file described in the embodiment of the present invention
The pin network name of functional module and the sub-socket pin numbering of daughter board, the present invention on the daughter board that user needs
Embodiment is no longer discussed in detail at this.
In the embodiment of the present invention, above-mentioned script file can be resolved line by line, to parse wherein
Daughter board insert motherboard mother socket numbering, have mapping relations described daughter board sub-socket pin compile
Number, and, the information such as pin network name of functional module on described daughter board.
Step 503, it may be judged whether there is function mould on the sub-socket pin numbering of the daughter board of repetition and daughter board
The pin network name of block.
Due to when configuration script file, in fact it could happen that mistake, such as, it is written with identical in script file
The sub-socket pin numbering of daughter board and daughter board on the pin network name of functional module, therefore to check foot
Whether presents exists mistake, in one preferred embodiment of the invention, described foot can resolved
After presents, it may be judged whether there is functional module on the sub-socket pin numbering of the daughter board of repetition and daughter board
Pin network name.If there is then illustrating script file occurs mistake, step now can be performed
Rapid 507 terminate pin mapping process；If it does not exist, then step 504 can be continued executing with.
Certainly, the embodiment of the present invention is not limited to hold afterwards being parsed by whole script files
The judge process of this step 503 of row, it is also possible to perform the judgement of this step 503 during resolving
Journey, when judging to exist the pin net of functional module on the sub-socket pin numbering of the daughter board repeated and daughter board
During network name, can terminate resolve and terminate pin mapping process, and without script file all solutions by the time
Analyse and judged again, such that it is able to improve efficiency further.
Step 504, according to described motherboard mother socket number and described daughter board sub-socket pin numbering from
The data base preset searches the pin numbering of functional module on the described motherboard of correspondence.
In the embodiment of the present invention, after script file is resolved, it is possible to obtain including daughter board
The sub-socket pin numbering of the described daughter board of mapping relations is numbered, had to the mother socket of the motherboard inserted, with
And, the information such as pin network name of functional module on described daughter board.Further, the embodiment of the present invention also may be used
With pre-set data base store the motherboard with mapping relations mother socket numbering, the mother socket of motherboard
The pin numbering of functional module in pin numbering and motherboard, therefore, it can the mother according to described motherboard
Socket coding search from default data base with the sub-socket pin numbering of described daughter board corresponding described in
The pin numbering of functional module on motherboard.
In one preferred embodiment of the invention, this step 504 can include following submodule:
Sub-step b1, obtains the female plug seat pipe of corresponding motherboard according to the sub-socket pin numbering of described daughter board
Foot is numbered, and the mother socket pin numbering of described motherboard is identical with the sub-socket pin numbering of described daughter board.
Owing to the sub-socket on daughter board is mutually matched with the mother socket on motherboard, therefore the present invention implements
The sub-socket pin numbering of the mother socket pin numbering of motherboard described in example and described daughter board can be identical.
Sub-step b2, searches and the mother socket of described motherboard numbering and described motherboard from described data base
Mother socket pin numbering meets the pin numbering of functional module on the motherboard of mapping relations, and this numbering is institute
State the pin numbering of functional module on the motherboard of correspondence.
Step 505, according to function mould on the pin network name of functional module on described daughter board and described motherboard
The pin numbering of block is integrated into output file.
In the embodiment of the present invention, drawing the pin network name of functional module on above-mentioned daughter board and described motherboard
After the pin numbering of upper functional module, output file can be integrated into according to both.
In one preferred embodiment of the invention, the same socket on motherboard may connect one or many
Functional module on individual motherboard, therefore the same socket pin on motherboard is likely to connect one or more
The pin of the functional module on motherboard.Therefore, function mould on the described motherboard found in step 504
The pin numbering of block may be one or more.
Therefore, this step 505 can include following sub-step:
Sub-step c1, if on the described motherboard found, the pin numbering of functional module is one, then by institute
State the mother socket numbering of motherboard, merit on the pin numbering of functional module and described daughter board on described motherboard
The pin network name of energy module is integrated into output file.
Such as, the analysis result obtained after resolving the script file in above-mentioned example is:
" J1-6-hy1 " and " J1-8-hy3 " (wherein "-" represents the implication of " corresponding "), in data base
That preserve is " J1-6-T2 " and " J1-8-T3 ", therefore, according to " J1-6 " that obtain after analyzing script file
" J1-8 " can find " T2 " and " T3 " of correspondence from data base, i.e. " hy1 " and " T2 "
Having mapping relations, " hy3 " and " T3 " has mapping relations.
Owing on the described motherboard that finds, the pin numbering of functional module is one, now can be by institute
State the mother socket numbering of motherboard, merit on the pin numbering of functional module and described daughter board on described motherboard
The pin network name of energy module is integrated into output file.
Sub-step c2, if on the described motherboard found, the pin numbering of functional module is multiple, then from institute
State and data base searches the numbering of functional module on described motherboard, by the mother socket numbering of described motherboard, institute
State the numbering of functional module on the pin numbering of functional module on motherboard, described motherboard and described daughter board
The pin network name of upper functional module is integrated into output file.
Such as, the analysis result obtained after resolving the script file in above-mentioned example is:
" J1-6-hy1 " and " J1-8-hy3 " (wherein "-" represents the implication of " corresponding "), in data base
That preserve is " J1-6-T1 ", " J1-6-T2 " and " J1-8-T3 ", therefore, after analyzing script file
" J1-6 " and " J1-8 " obtained can find " T1 ", " T2 " and " T3 " of correspondence from data base,
On the motherboard i.e. found according to " J1-6 ", the pin numbering of functional module is " T1 " and " T2 " two.
For this kind of situation, the embodiment of the present invention can also arrange one for each functional module on motherboard
Numbering (the most numbered A, B, C etc.), and in data base, store the volume of functional module on motherboard
Number, with function mould on mother socket numbering, the mother socket pin numbering of motherboard and the motherboard of above-mentioned motherboard
The pin numbering correspondence storage of block, therefore when searching data base, it is also possible to find on the motherboard of correspondence
The numbering of functional module.
Such as, that preserve in data base is " J1-6-T1-A ", " J1-6-T2-B " and " J1-8-T3-C ",
Therefore, can search from data base according to " J1-6 " and " J1-8 " obtained after analyzing script file
To corresponding " T1-A ", " T2-B " and " T3-C ", the most i.e. can confirm that numbered " T1 " and " T2 "
It is respectively the pin of which functional module on motherboard.
In this case, can be by functional module on the mother socket numbering of described motherboard, described motherboard
The numbering of functional module and the pin net of functional module on described daughter board on pin numbering, described motherboard
Network name is integrated into output file.
Step 506, exports described output file.
After integration obtains output file, the most exportable described output file, described output file is used for
Show after the mother socket that the mother socket numbering that the sub-socket of described daughter board inserts described motherboard is corresponding, institute
State the pin of functional module and the mapping relations of the pin of functional module on described motherboard on daughter board, therefore use
Family can perform corresponding operation according to this output file.
In the embodiment of the present invention, described output file can be UCF file (User Constraint File,
User's unbound document) or TCL(Tool Command Language, Tool Command Language) file,
The title of described output file can be identical with the title of described script file.If in command Window
Eject the information of " generating script file success ", the most i.e. can find under described assigned catalogue
The output file identical with described script file title.
In the embodiment of the present invention, during above-mentioned steps 505 integrates output file, it is also possible to add
The information such as level standard, driving intensity, SLEW parameter, annotation.Such as, in the embodiment of the present invention
A kind of output file can be following form:
Wherein, NET " hy1 " represents the network name of the pin of functional module on daughter board, and LOC=" T2 " represents motherboard
The numbering of the pin of upper functional module, IOSTANDARD=" LVCMOS18 " represents level standard,
SLEW=" 4 " represents SLEW parameter, and DRIVE=" SLOW " represents driving intensity, and " #Bank37J1_6 " is annotation,
In annotation, " J1 " represents the numbering of the mother socket on motherboard, and " 6 " represent the pin of the mother socket on motherboard
Numbering.
Can draw from above output file, the sub-socket of daughter board is being inserted on motherboard numbered
After the mother socket of " J1 ", on daughter board in functional module on the pin correspondence motherboard of network entitled " hy1 "
Pin numbered " T2 " in functional module；The pipe of network entitled " hy3 " in functional module on daughter board
Pin numbered " T3 " in functional module on foot correspondence motherboard.
Step 507, terminates pin mapping process.
Can be according to the information in the script file pre-set and the number preset in the embodiment of the present invention
It is automatically performed the pin of functional module on the pin of functional module on daughter board and motherboard according to the information in storehouse
Mapping process, carries out the comparison of pin, embodiment of the present invention pin without being consulted handbook by user again
The efficiency mapped is higher, and the mapping relations of the pin drawn are more accurate.
For aforesaid each method embodiment, in order to be briefly described, therefore it is all expressed as a series of dynamic
Combining, but those skilled in the art should know, the present invention is not by described sequence of movement
Limiting, because according to the present invention, some step can use other orders or carry out simultaneously.Secondly,
Those skilled in the art also should know, embodiment described in this description belongs to preferred embodiment,
Necessary to involved action and the module not necessarily present invention.
Embodiment three:
With reference to Fig. 6, it is shown that the structured flowchart of a kind of pin mapping device of the embodiment of the present invention three, should
Device specifically can include with lower module:
Calling module 601, for calling the script file being pre-configured with under assigned catalogue；
In the embodiment of the present invention, described script file can be text TXT file.
Parsing module 602, is used for resolving described script file, and described script file includes: daughter board is inserted
The sub-socket pin numbering of the described daughter board of mapping relations is numbered, had to the mother socket of the motherboard entered, and,
The pin network name of functional module on described daughter board；
Search module 603, for numbering and the sub-socket pipe of described daughter board according to the mother socket of described motherboard
Foot numbering searches the pin numbering of functional module on the described motherboard of correspondence from default data base；
Integrate module 604, for according to the pin network name of functional module on described daughter board and described motherboard
The pin numbering of upper functional module is integrated into output file；
Output module 605, is used for exporting described output file；Described output file is for showing by institute
After the mother socket of the mother socket numbering correspondence stating the sub-socket described motherboard of insertion of daughter board, merit on described daughter board
Can the pin of module and the mapping relations of the pin of functional module on described motherboard.
In the embodiment of the present invention, described output file can be that user retrains UCF file or tool command
Language TCL file.
In one preferred embodiment of the invention, described calling module can include following submodule:
Write submodule, for writing described assigned catalogue by call instruction, or is changed by catalogue
Order writes described assigned catalogue；
Call submodule, for being write the title of described script file by described call instruction, and call
The script file that under described assigned catalogue, title is identical with the title of described script file.
Wherein, in described data base, storage has the mother socket numbering of the motherboard of mapping relations, the mother of motherboard
The pin numbering of functional module in socket pin numbering and motherboard, described lookup module can include with
Lower submodule:
Obtain submodule, for obtaining the mother of corresponding motherboard according to the sub-socket pin numbering of described daughter board
Socket pin numbering, the sub-socket pin numbering phase of the mother socket pin numbering of described motherboard and described daughter board
With；
Search submodule, number and described with the mother socket of described motherboard for searching from described data base
The mother socket pin numbering of motherboard meets the pin numbering of functional module on the motherboard of mapping relations, this numbering
It is the pin numbering of functional module on the motherboard of described correspondence.
Described integration module can include following submodule:
First integron module, is one for the pin numbering of functional module on the described motherboard found
Time individual, by the pin numbering of functional module, Yi Jisuo on the mother socket numbering of described motherboard, described motherboard
The pin network name stating functional module on daughter board is integrated into output file；
Second integrates module, is multiple for the pin numbering of functional module on the described motherboard found
Time, from described data base, search the numbering of functional module on described motherboard, by the mother socket of described motherboard
Numbering, on described motherboard on the pin numbering of functional module, described motherboard functional module numbering and
On described daughter board, the pin network name of functional module is integrated into output file.
In one preferred embodiment of the invention, described device can also include: judge module, is used for
After resolving described script file, it may be judged whether there is sub-socket pin numbering and the son of the daughter board of repetition
The pin network name of functional module on plate；If existing, then terminate pin mapping process；If not existing, then
Call described lookup module.
For system embodiment, due to itself and embodiment of the method basic simlarity, so the comparison described
Simply, relevant part sees the part of embodiment of the method and illustrates.
Each embodiment in this specification all uses the mode gone forward one by one to describe, and each embodiment stresses
Be all the difference with other embodiments, between each embodiment, identical similar part sees mutually
?.
The embodiment of the present invention can be at the general context of computer executable instructions
Described in, such as program module.Usually, program module includes performing particular task or realizing specific taking out
The routine of image data type, program, object, assembly, data structure etc..Can also be at distributed meter
Calculate in environment and put into practice the present invention, in these distributed computing environment, be connected by by communication network
Remote processing devices perform task.In a distributed computing environment, program module may be located at and includes
Storage device is in interior local and remote computer-readable storage medium.
Finally, in addition it is also necessary to explanation, in this article, the relational terms of such as first and second or the like
It is used merely to separate an entity or operation with another entity or operating space, and not necessarily requires
Or imply relation or the order that there is any this reality between these entities or operation.And, art
Language " includes ", " comprising " or its any other variant are intended to comprising of nonexcludability, so that
Must include that the process of a series of key element, method, commodity or equipment not only include those key elements, but also
Including other key elements being not expressly set out, or also include for this process, method, commodity or
The key element that equipment is intrinsic.In the case of there is no more restriction, statement " including ... " limit
Fixed key element, it is not excluded that there is also in including the process of described key element, method, commodity or equipment
Other identical element.
Above to a kind of pin mapping method and system provided by the present invention, it is described in detail, this
Literary composition applies specific case principle and the embodiment of the present invention are set forth, above example
Method and the core concept thereof being only intended to help to understand the present invention is described；Simultaneously for this area one
As technical staff, according to the thought of the present invention, the most all can change
Part, in sum, this specification content should not be construed as limitation of the present invention.
Claims (8)
1. a pin mapping method, it is characterised in that including:
Call the script file being pre-configured with under assigned catalogue；
Resolving described script file, described script file includes: the sub-socket pin numbering of the described daughter board of mapping relations is numbered, had to the mother socket of the motherboard that daughter board inserts, and, the pin network name of functional module on described daughter board；
Number according to the mother socket of described motherboard and the pin numbering of functional module on the described motherboard of correspondence is searched in the sub-socket pin numbering of described daughter board from default data base；Including: obtain the mother socket pin numbering of corresponding motherboard according to the sub-socket pin numbering of described daughter board, the mother socket pin numbering of described motherboard is identical with the sub-socket pin numbering of described daughter board；The mother socket pin numbering searching the mother socket numbering with described motherboard and described motherboard from described data base meets the pin numbering of functional module on the motherboard of mapping relations, and this numbering is the pin numbering of functional module on the motherboard of described correspondence；
According on described daughter board functional module pin network name and on described motherboard the pin numbering of functional module be integrated into output file；Including: if the pin numbering of functional module is one on the described motherboard found, then the mother socket of described motherboard is numbered, on described motherboard functional module pin numbering and on described daughter board the pin network name of functional module be integrated into output file；If the pin numbering of functional module is multiple on the described motherboard found, from described data base, then search the numbering of functional module on described motherboard, the mother socket of described motherboard is numbered, on described motherboard on the pin numbering of functional module, described motherboard functional module numbering and on described daughter board the pin network name of functional module be integrated into output file；
Export described output file；Described output file for display after the mother socket that the mother socket numbering that the sub-socket of described daughter board inserts described motherboard is corresponding, the pin of functional module and the mapping relations of the pin of functional module on described motherboard on described daughter board.
Method the most according to claim 1, it is characterised in that described in call the step of the script file being pre-configured with under assigned catalogue and include:
Write described assigned catalogue by call instruction, or write described assigned catalogue by catalogue change order；
Write the title of described script file by described call instruction, and call the script file that under described assigned catalogue, title is identical with the title of described script file.
Method the most according to claim 1, it is characterised in that in described data base, storage has the pin numbering of functional module on mother socket numbering, the mother socket pin numbering of motherboard and the motherboard of the motherboard of mapping relations.
Method the most according to claim 1, it is characterised in that after resolving described script file, also include:
Judge whether the pin network name of functional module on the sub-socket pin numbering of daughter board that repeats and daughter board；
If existing, then terminate pin mapping process；
If not existing, then perform the described mother socket according to described motherboard and number and the step of the pin numbering of functional module on the motherboard of correspondence is searched in the sub-socket pin numbering of described daughter board from default data base.
Method the most according to claim 1, it is characterised in that described script file is text TXT file, described output file is that user retrains UCF file or Tool Command Language TCL file.
6. a pin mapping system, it is characterised in that including:
Calling module, for calling the script file being pre-configured with under assigned catalogue；
Parsing module, is used for resolving described script file, and described script file includes: the sub-socket pin numbering of the described daughter board of mapping relations is numbered, had to the mother socket of the motherboard that daughter board inserts, and, the pin network name of functional module on described daughter board；
Search module, from default data base, search the pin numbering of functional module on the described motherboard of correspondence for numbering the sub-socket pin numbering with described daughter board according to the mother socket of described motherboard；
Integrate module, for according on described daughter board functional module pin network name and on described motherboard the pin numbering of functional module be integrated into output file；
Output module, is used for exporting described output file；Described output file for display after the mother socket that the mother socket numbering that the sub-socket of described daughter board inserts described motherboard is corresponding, the pin of functional module and the mapping relations of the pin of functional module on described motherboard on described daughter board；
Wherein, described lookup module includes: obtain submodule, and for obtaining the mother socket pin numbering of corresponding motherboard according to the sub-socket pin numbering of described daughter board, the mother socket pin numbering of described motherboard is identical with the sub-socket pin numbering of described daughter board；Search submodule, meeting the pin numbering of functional module on the motherboard of mapping relations for searching the mother socket pin numbering of the mother socket numbering with described motherboard and described motherboard from described data base, this numbering is the pin numbering of functional module on the motherboard of described correspondence；
Described integration module includes: the first integron module, when on the described motherboard found, the pin numbering of functional module is one, the mother socket of described motherboard is numbered, on described motherboard functional module pin numbering and on described daughter board the pin network name of functional module be integrated into output file；Second integrates module, when on the described motherboard found, the pin numbering of functional module is multiple, from described data base, search the numbering of functional module on described motherboard, the mother socket of described motherboard is numbered, on described motherboard on the pin numbering of functional module, described motherboard functional module numbering and on described daughter board the pin network name of functional module be integrated into output file.
System the most according to claim 6, it is characterised in that described calling module includes:
Write submodule, for writing described assigned catalogue by call instruction, or writes described assigned catalogue by catalogue change order；
Call submodule, for being write the title of described script file by described call instruction, and call the script file that under described assigned catalogue, title is identical with the title of described script file.
System the most according to claim 6, it is characterised in that in described data base, storage has the pin numbering of functional module on mother socket numbering, the mother socket pin numbering of motherboard and the motherboard of the motherboard of mapping relations.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310741560.8A CN103745050B (en) | 2013-12-27 | 2013-12-27 | A kind of pin mapping method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310741560.8A CN103745050B (en) | 2013-12-27 | 2013-12-27 | A kind of pin mapping method and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103745050A CN103745050A (en) | 2014-04-23 |
| CN103745050B true CN103745050B (en) | 2016-09-14 |
Family
ID=50502067
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310741560.8A Active CN103745050B (en) | 2013-12-27 | 2013-12-27 | A kind of pin mapping method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103745050B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107329417B (en) * | 2016-04-28 | 2023-08-15 | 深圳市博巨兴微电子科技有限公司 | Microcontroller and input/output pin mapping circuit thereof |
| CN108304736A (en) * | 2018-02-09 | 2018-07-20 | 深圳国微技术有限公司 | A kind of safety chip |
| CN109270369B (en) * | 2018-09-10 | 2021-04-23 | 北京新能源汽车股份有限公司 | Daughter board identification module of battery management system and number processing method |
| CN111984320B (en) * | 2020-07-29 | 2024-02-27 | 苏州谷夫道自动化科技有限公司 | PDO data read-write method, device, equipment and storage medium |
| CN116090392B (en) * | 2023-03-01 | 2023-12-26 | 上海合见工业软件集团有限公司 | gDS file-based pin physical attribute matching method and system |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1755697A (en) * | 2004-09-30 | 2006-04-05 | 华为技术有限公司 | System-level circuit inspection method and tool |
| CN101419642A (en) * | 2008-11-18 | 2009-04-29 | 北京巨数数字技术开发有限公司 | Apparatus and method for extracting device connection relation from netlist file |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6826737B2 (en) * | 2000-12-06 | 2004-11-30 | Cadence Design Systems, Inc. | Recursive partitioning placement method and apparatus |
| US6629307B2 (en) * | 2001-07-24 | 2003-09-30 | Hewlett-Packard Development Company, Lp. | Method for ensuring correct pin assignments between system board connections using common mapping files |
| FR2982684B1 (en) * | 2011-11-10 | 2014-01-10 | Commissariat Energie Atomique | SYSTEM AND METHOD FOR DIGITAL CIRCUIT DESIGN WITH ACTIVITY SENSOR |
-
2013
- 2013-12-27 CN CN201310741560.8A patent/CN103745050B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1755697A (en) * | 2004-09-30 | 2006-04-05 | 华为技术有限公司 | System-level circuit inspection method and tool |
| CN101419642A (en) * | 2008-11-18 | 2009-04-29 | 北京巨数数字技术开发有限公司 | Apparatus and method for extracting device connection relation from netlist file |
Non-Patent Citations (3)
| Title |
|---|
| PDH到622Mb/s SDH/SONET映射芯片实现;叶波等;《电子学报》;20100831;第38卷(第8期);全文 * |
| 标准阵列信号处理机主控板设计;李莎莎等;《微计算机应用》;20111231;第32卷(第12期);全文 * |
| 管脚级故障模型的分析与生成技术的研究;孙峻朝等 ;《计算机学报》;19990831;第22卷(第8期);全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103745050A (en) | 2014-04-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103745050B (en) | A kind of pin mapping method and system | |
| US6083271A (en) | Method and apparatus for specifying multiple power domains in electronic circuit designs | |
| CN103294600B (en) | Based on the automatic design for Measurability method of the automatic design for Measurability system of the EDIF net table level circuit of Perl | |
| US9747409B2 (en) | Method of parameter extraction and system thereof | |
| CN110263485B (en) | Automatic drawing system and computer system for chip packaging diagram | |
| CN111859827A (en) | Chip IP integration method and device, electronic equipment and storage medium | |
| CN105468797A (en) | Information processing method and apparatus | |
| US20220075920A1 (en) | Automated Debug of Falsified Power-Aware Formal Properties using Static Checker Results | |
| WO2024060452A1 (en) | Method and system for automatically extracting signal path, and device and storage medium | |
| US7890914B2 (en) | Layout data reduction for use with electronic design automation tools | |
| US20170046470A1 (en) | Process design kit for efficient and accurate mismatch simulation of analog circuits | |
| US8180600B2 (en) | Input/output buffer information specification (IBIS) model generation for multi-chip modules (MCM) and similar devices | |
| CN117195818A (en) | Power supply design command generation method and device, electronic equipment and storage medium | |
| US20160055287A1 (en) | Method for decomposing a hardware model and for accelerating formal verification of the hardware model | |
| US8046206B1 (en) | Method and system using subgraph isomorphism to configure hardware resources | |
| US20060101358A1 (en) | Circuit design simulation | |
| US20190005179A1 (en) | Circuit comparing method and electronic device | |
| US7073152B2 (en) | System and method for determining a highest level signal name in a hierarchical VLSI design | |
| US9697314B1 (en) | Identifying and using slices in an integrated circuit (IC) design | |
| US9690890B1 (en) | Creating and using a wide-bus data structure to represent a wide-bus in an integrated circuit (IC) design | |
| CN109841532A (en) | The method for manufacturing semiconductor device | |
| Fischbach et al. | Design rule check and layout versus schematic for 3D integration and advanced packaging | |
| US7979814B1 (en) | Model implementation on GPU | |
| US10963619B2 (en) | Method of designing memory system by considering power characteristics, method of fabricating memory system, and computing system for designing memory system | |
| US20230018228A1 (en) | Circuit simulation method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20180201 Address after: 100094 pedestal 16C in North District of Haidian District North Qing Road, Haidian District, Beijing Patentee after: Liu Mei Address before: 100191 room 316, peony building, No. 2, Huayuan Road, Haidian District, Beijing Patentee before: BEIJING HYPERSILICON CO.,LTD. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20200630 Address after: Room 401, unit 3, 32 / F, fangyuanli, Chaoyang District, Beijing 100016 Patentee after: Yan Yutun Address before: 100094 pedestal 16C in North District of Haidian District North Qing Road, Haidian District, Beijing Patentee before: Liu Mei |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20230316 Address after: 214105 a1208, Yankuang Xinda building, No. 66, Danshan Road, anzhen street, Xishan District, Wuxi City, Jiangsu Province Patentee after: Wuxi Yake Hongyu Electronics Co.,Ltd. Address before: 100016 Room 401, unit 3, 32 / F, fangyuanli, Chaoyang District, Beijing Patentee before: Yan Yutun |
|
| TR01 | Transfer of patent right |