WO2024001332A1

WO2024001332A1 - Multi-port memory, and reading and writing method and apparatus for multi-port memory

Info

Publication number: WO2024001332A1
Application number: PCT/CN2023/083179
Authority: WO
Inventors: 王思宇; 刘峰松; 朱智华; 刘衡祁
Original assignee: 深圳市中兴微电子技术有限公司
Priority date: 2022-06-30
Filing date: 2023-03-22
Publication date: 2024-01-04
Also published as: CN117373508A

Abstract

Provided in the present application are a multi-port memory, and a reading and writing method and apparatus for a multi-port memory. The multi-port memory comprises N write ports, one write controller, K write buffers and one memory block group, wherein the memory block group comprises K memory blocks, K being greater than N; the write ports are used for receiving write commands and write data, which are externally inputted, and outputting same to the write controller; the write controller is used for scheduling the write commands and the write data to the corresponding write buffers; and the write buffers are used for buffering write data to be written into the memory blocks, wherein one write buffer corresponds to one memory block.

Description

Multi-port memory, multi-port memory reading and writing methods and devices

Related applications

This application claims priority to the Chinese patent application with application number 202210765522.5 filed on June 30, 2022, the entire content of which is incorporated into this application by reference.

Technical field

Embodiments of the present application relate to the field of network communications, and specifically, to a multi-port memory, a method and device for reading and writing a multi-port memory.

Background technique

Memory is a component used to store programs and data. It is widely used in the fields of computers, communications, and artificial intelligence. Almost all high-tech chips or devices are equipped with dedicated internal or external memory. The performance of the memory is often one of the key factors that determines the performance of the entire chip or device. Among various memories, SRAM is currently the most common on-chip memory in the field of large-scale integrated circuits. Compared with memory forms such as latch arrays and registers, the storage cost of SRAM is minimal, so existing caches are mainly SRAM. The original SRAM IP basically consists of a single read or write port, while chips related to the fields of computers, communications, and artificial intelligence often require more ports of memory to ensure high parallel processing performance and high-bandwidth interface performance.

The existing multi-port cache mainly has the following design solutions: the first is time-sharing reading through an arbitration mechanism, but the cache speed of this type is often limited by the interface rate of the memory and cannot provide parallel access; the second The storage area is divided into multiple granularities, but this solution does not provide a solution to access conflicts. When access conflicts occur, you can only wait, and the access rate cannot be guaranteed. The third method is to copy storage resources and copy storage content. , to achieve parallel read and write port expansion, but the memory overhead required by this solution will increase exponentially as the number of ports increases, and the area and power consumption overhead are too large.

Contents of the invention

Embodiments of the present application provide a multi-port memory, a method and a device for reading and writing a multi-port memory, so as to at least solve the problem of excessive multi-port parallel read and write cache overhead in related technologies.

According to an embodiment of the present application, a multi-port memory is provided, including: N write ports, a write controller, K write buffers and a storage block group, wherein the above storage block group includes K storage blocks. block, where K is greater than N; the above-mentioned write port is used to receive externally input write commands and write data, and output to the above-mentioned write controller; the above-mentioned write controller is used to schedule the above-mentioned write commands and write data to the corresponding Write buffer; the above-mentioned write buffer is used to cache the write data to be written into the storage block, where one write buffer corresponds to one storage block.

According to an embodiment of the present application, a method for reading and writing a multi-port memory is provided, including: when receiving a write command through multiple write ports, determining the storage block corresponding to each write command; in the above storage block When there is free cache space in the write buffer, the write command is scheduled to the corresponding write buffer, so that the write data indicated by the write command is written into the storage block through the write buffer.

According to another embodiment of the present application, a multi-port memory reading and writing device is provided, including: a write controller, configured to determine the corresponding address of each write command when a write command is received through multiple write ports. storage block, and when there is free cache space in the write buffer of the storage block, schedule the above-mentioned write command to the corresponding above-mentioned write buffer to write the write data indicated by the above-mentioned write command through the above-mentioned write buffer. into the above memory block.

According to yet another embodiment of the present application, a computer-readable storage medium is also provided. A computer program is stored in the computer-readable storage medium, wherein the computer program is configured to execute any of the above methods when running. Steps in Examples.

According to yet another embodiment of the present application, an electronic device is also provided, including a memory and a processor. A computer program is stored in the memory, and the processor is configured to run the computer program to perform any of the above. Steps in method embodiments.

Through this application, since the multi-port memory is divided into K memories and a separate write buffer is configured for each memory block, an order-preserving multi-port cache design is realized and the storage problems caused by the increase of access ports are solved. The problem of exponential increase in overhead is achieved by reducing the overhead of storage resources required for multi-port memory cache.

Description of drawings

Figure 1 is a hardware structure block diagram of a reading and writing method for running a multi-port memory according to an embodiment of the present application;

Figure 2 is an application system diagram of a multi-port memory according to an embodiment of the present application;

Figure 3 is a structural block diagram of a multi-port memory according to an embodiment of the present application;

Figure 4 is a schematic flowchart of a method for reading and writing a multi-port memory according to an embodiment of the present application;

Figure 5 is a schematic diagram of the operation of a write controller of a multi-port memory according to an embodiment of the present application;

Figure 6 is a schematic diagram of the operation of a read controller of a multi-port memory according to an embodiment of the present application;

Figure 7 is a schematic diagram of the operation of the buffer level of a multi-port memory according to an embodiment of the present application;

Figure 8 is a structural block diagram of a multi-port memory reading and writing device according to an embodiment of the present application.

Detailed ways

The embodiments of the present application will be described in detail below with reference to the accompanying drawings and in combination with the embodiments.

It should be noted that the terms "first", "second", etc. in the description and claims of this application and the above-mentioned drawings are used to distinguish similar objects and are not necessarily used to describe a specific order or sequence.

The method embodiments provided in the embodiments of this application can be executed in a mobile terminal, a computer terminal, or a similar computing device. Taking running on a mobile terminal as an example, FIG. 1 is a hardware structure block diagram of a mobile terminal using a multi-port memory reading and writing method according to an embodiment of the present application. As shown in Figure 1, the mobile terminal may include one or more (only one is shown in Figure 1) processors 102 (the processor 102 may include but is not limited to a microprocessor (Micro Control Unit, MCU) or a programmable logic device (Field Programmable Gate Array, FPGA) and other processing devices) and a memory 104 for storing data, wherein the above-mentioned mobile terminal may also include a transmission device 106 for communication functions and an input and output device 108. Persons of ordinary skill in the art can understand that the structure shown in Figure 1 is only illustrative, and it does not limit the structure of the above-mentioned mobile terminal. For example, the mobile terminal may also include more or fewer components than shown in FIG. 1 , or have a different configuration than shown in FIG. 1 .

The memory 104 can be used to store computer programs, for example, software programs and modules of application software, such as computer programs corresponding to the multi-port memory reading and writing methods in the embodiments of the present application. The processor 102 stores them in the memory 104 by running The computer program in the computer is used to perform various functional applications and data processing, that is, to implement the above method. Memory 104 may include high-speed random access memory, and may also include non-volatile memory, such as one or more magnetic storage devices, flash memory, or other non-volatile solid-state memory. In some examples, the memory 104 may further include memory located remotely relative to the processor 102, and these remote memories may be connected to the mobile terminal through a network. Examples of the above-mentioned networks include but are not limited to the Internet, intranets, local area networks, mobile communication networks and combinations thereof.

The transmission device 106 is used to receive or send data via a network. Specific examples of the above-mentioned network may include a wireless network provided by a communication provider of the mobile terminal. In one example, the transmission device 106 includes a network adapter (Network Interface Controller, NIC for short), which can be connected to other network devices through a base station to communicate with the Internet. In one example, the transmission device 106 may be a radio frequency (Radio Frequency, RF for short) module, which is used to communicate with the Internet wirelessly.

In this embodiment, a multi-port memory is provided. The multi-port memory includes: N write ports, a write controller, K write buffers and a storage block group, where the storage block group includes K storage blocks. block, where K is greater than N; the write port is used to receive externally input write commands and write data, and output them to the write controller; the write controller is used to schedule write commands and write data to the corresponding write buffer; The write buffer is used to cache the write data to be written into the storage block, where one write buffer corresponds to one storage block.

Multi-port memory is not limited to large-scale integrated circuits for data caching and storage. It is necessary to implement the functions of each module in the chip design stage and embed it as an overall IP into various large-scale chips to provide multi-port read and write cache functions. .

When multi-port memory is used to provide multi-port read and write cache functions, the applied system is not limited to the system shown in Figure 2. The multi-port memory (multi-port cache) is connected to n processors (or n-core processors) to provide n processors (or n-core processors) for read and write access and data caching. The entire address space of the cache can be shared among n processors (or n-core processors), and reads and writes can be performed simultaneously. The multi-port cache provides two independent access ports for each processor, one read and one write.

Multi-port memory is not limited to the application system shown in Figure 2 above, but can also be used in other devices and systems with multi-port access requirements. This is only one possible application implementation environment. The multi-port memory given in this embodiment The memory is not limited to any system requiring multi-port caching.

As an implementation manner, the above-mentioned multi-port memory also includes N read ports, a read controller, K read command buffers and N read data buffers, wherein the read port is used to receive externally input read commands, And output to the read controller; the read controller is used to schedule the read command to the corresponding read command buffer; the read command buffer is used to cache the read command of the corresponding storage block, where one read command buffer corresponds to A storage block; a read data buffer, used to cache data read from the storage block to be output to the corresponding read port, where one read data buffer corresponds to one read port.

The structure of the multi-port memory is not limited to that shown in Figure 3. The write port group mainly provides N write ports on the write side, receives external input write data and write commands, and sends write data and write commands to the write controller. The write controller determines and schedules the write command, then sends the write command and write data to the write buffer of the corresponding storage block, and then the write buffer writes the corresponding storage block one by one.

The storage block group contains N storage blocks and is the main cache carrier.

The read port group mainly provides N read ports on the read side, receives externally input read commands, and sends them to the read command buffer via the read controller. According to the read command in the read command buffer, read operations are performed on the memory block in sequence. The read data is delayed in the read data buffer and sent to the read port group. The read port group receives the read data returned by the read data buffer. Finally, Returned to the initiator of the read command.

In this embodiment, a reading and writing method for the above-mentioned multi-port memory is provided. Figure 4 is a flow chart according to the embodiment of the present application. As shown in Figure 4, the process includes the following steps:

Step S402, when receiving write commands through multiple write ports, determine the storage blocks corresponding to each write command;

Step S404: If there is free cache space in the write buffer of the storage block, schedule the write command to the corresponding write buffer to write the write data indicated by the write command into the storage block through the write buffer.

Before writing data to the multi-port memory, it is not limited to dividing it into K memory blocks according to the cache capacity of the multi-port, and configures a write buffer and a read command buffer for each memory block, and configures a write buffer and a read command buffer for each memory block. Each read port is configured with a read data buffer.

The device that performs the reading method of the multi-port memory is not limited to a write controller of the multi-port memory. The relationship between the write controller, the write port, and the memory block is not limited to that shown in Figure 5. Taking the number of ports N = 2 and the number of memory blocks K = 4 as an example, the two write ports are connected to the write controller, and the write controller distributes the write commands and write data schedule of the two write ports to the write data of the four memory blocks. In the buffer, each write data buffer is directly connected to the corresponding memory block.

When the write command and write data arrive at the write port, the write controller determines the storage block corresponding to the access address indicated by the write command, and determines whether there is a conflict between the write commands currently received by multiple write ports. Whether there is a conflict between the write commands received by multiple write ports is not limited to indicating whether the storage blocks corresponding to the access addresses indicated by the write commands received by the multiple write ports are the same. In the case where at least two write commands indicate the same storage block, multiple write commands are not limited to being queued in the write buffer corresponding to the storage block to write the write data into the indicated storage block in sequence.

After determining the storage block indicated by each write command, the write controller is not limited to determining whether the storage space in the write data buffer of the corresponding storage block is all occupied. When there is still unoccupied buffer space in the write data buffer, the write data corresponding to the write command is sequentially scheduled to the corresponding write data buffer.

As an implementation manner, after determining the storage block corresponding to each write command, it also includes: when all cache spaces in the write buffer of the storage block are occupied, blocking the write port that receives the write command, and in the next cycle Initiate the write command again.

If the write command fails because the current cache space of the storage block's write data buffer is occupied, block the write port that receives the write command and wait until the next cycle to initiate the write command again. If the write data is successfully written into the write data buffer, it is queued in sequence and waits to be written into the storage block.

As an implementation manner, when a read command is received through multiple read ports, the storage block corresponding to each read command is determined; when there is free cache space in the read command buffer of the storage block, the read command is Schedule to the corresponding read command buffer, and mark the buffer level for the read command, so that the read data buffer feeds back the read data indicated by the read command to the corresponding read port according to the buffer level, where the buffer level indicates the read The number of beats the data is delayed in the read data buffer.

The device that performs the reading method of the multi-port memory is not limited to a read controller of the multi-port memory. After the read command reaches the read port, the read controller determines the memory block corresponding to the access address indicated by the read command, and determines whether there is a conflict between the read commands currently received by the multiple read ports. Whether there is a conflict between read commands received by multiple read ports is not limited to whether the storage blocks corresponding to the access addresses indicated by the read commands received by multiple read ports are the same. In the case where at least two read commands indicate the same storage block, multiple read commands are not limited to being queued in the read command buffer corresponding to the storage block to sequentially read data from the indicated storage blocks.

After the read controller determines the memory block indicated by each read command, it is not limited to determining the read command buffer of the corresponding memory block. Whether all storage space is occupied. When there is still unoccupied buffer space in the read command buffer, the read commands are sequentially scheduled to the corresponding read command buffer. Read commands are queued one after another during the read command buffer period to wait for execution to read the storage block.

As an implementation manner, after determining the storage block corresponding to each read command, it also includes: when all the cache space in the read command buffer of the storage block is occupied, blocking the read port that receives the read command, and in the next Periodically initiate a read command again.

If the current buffer space of the storage block's read command buffer is occupied, the read port that receives the read command is blocked and waits for the next cycle to initiate the read command again. If the read command is successfully written into the read command buffer, the buffer level is marked for the read command, which is used to control the number of delayed beats of the read data in the read data buffer.

As an implementation manner, scheduling the read command to the corresponding read command buffer and marking the buffer level for the read command includes: when at least two read commands correspond to the same storage block, sequentially assign the at least two read commands according to priority. Each read command is cached into the read command buffer corresponding to the storage block, and each read command is marked with a buffering level according to the cache order, where the buffering level of each read command is different.

Each read command written into the same read command buffer has a different buffering level, thereby controlling the delay level of the read data in the read data buffer through the buffering level to ensure that the output sequence of the read data is consistent with the read port reception The order of read commands is consistent.

The relationship between the read controller, the read port, and the memory block is not limited to that shown in Figure 6. Taking the number of ports N = 2 and the number of memory blocks K = 4 as an example, the two read ports are connected to the read controller, and the read controller schedules and distributes the two read port commands to the corresponding read command buffers of the four memory blocks. The read commands in each read command buffer are waiting to be executed in sequence, and the data read from the storage block are interleaved and stored in the read data buffers of the two read ports. Through different marked buffer levels, the delay levels of different read data outputs can be controlled in the read data buffer to ensure that the output sequence of read data is consistent with the order in which the read port receives read commands.

As an implementation manner, marking the buffering level for each read command in sequence according to the cache order includes: determining the cache position of the read command in the read command buffer according to the cache order of the read command cache in the read command buffer; marking the read command The buffering level corresponding to the cache location in the read command buffer, where the total number of buffering levels is consistent with the number of cache locations in the read command buffer, and the number of buffering levels is positively correlated with the ordering of the cache locations.

The buffering level marking method is to mark the buffering level corresponding to the read command based on the expected waiting time of the read command in the read command buffer. The buffering level mark will arrive at the read data buffer along with the corresponding read data, and will be marked according to the buffer level. Different levels are stored in registers with different delay levels in the read data buffer.

Taking the buffer level as a total of 3 levels as an example, the buffer level mark, the read command, and the read data processing method are shown. The buffer level is equal to the number of cache locations in the read command buffer. Then there are 3 storage locations in the read command buffer. indivual. Taking the two ports each receiving a read command at the same time as an example, as shown in Figure 7, the read command 1 received through the read port 1 and the read command 2 received through the read port 2 at the same time indicate the same memory block. After reading control After the processor determines the conflict, it queues the two read commands according to priority. It is assumed that command 1 is queued before command 2. Before command 1 and command 2 are stored in the read command buffer corresponding to the storage block, the read command buffer is empty. This means that command 1 does not need to wait and can directly perform data reading, and command 2 needs to wait for 1 cycle before performing data reading. The number of cycles in which the read command is queued is recorded as the buffering level. Then the buffering level of command 1 is 0 and the buffering level of command 2 is 1. If there are other read commands scheduled to the read command buffer at this time, they will be queued behind command 2, and the buffering level will be 2.

The corresponding changes in each register in the read data buffer in three consecutive cycles are shown in Figure 7.

At time 0, the data read by command 1: data 1, read from the storage block, and put into the buffer level 0 according to the buffer level within the register. Thereafter, the data is transferred to the registers of the next buffer level every cycle.

At time 1, data 1 arrives at the register with buffer level 1. At this time, the data read by command 2: data 2, after being read from the storage block, is directly stored in the register with buffer level 1 according to its buffer level mark.

At time 2, data 1 and data 2 are respectively transferred to the register with buffer level 2, and will be sent to port 1 and port 2 at the same time in the next cycle.

What is clear is that through the marking of the buffer level, multiple read ports indicate that the read data does not conflict in the read data buffer. The registers in the buffer level receive data from the previous buffer level, or receive storage block reads. The data corresponding to the buffer level will not arrive at the same time. Since the same port can only receive at most one read command at the same time, through the multi-port memory in this embodiment, as long as the read command can correctly enter the read command buffer, it will be marked with a buffer level, and the corresponding read data There will be no conflicts in the read data buffer.

Through the description of the above embodiments, those skilled in the art can clearly understand that the method according to the above embodiments can be implemented by means of software plus the necessary general hardware platform. Of course, it can also be implemented by hardware, but in many cases the former is Better implementation. Based on this understanding, the technical solution of the present application can be embodied in the form of a software product in essence or that contributes to the existing technology. The computer software product is stored in a storage medium (such as read-only memory/random access memory). The memory (Read-Only Memory/Random Access Memory, ROM/RAM), magnetic disk, optical disk) includes several instructions to cause a terminal device (which can be a mobile phone, computer, server, or network device, etc.) to execute this application Methods described in various embodiments.

This embodiment also provides a multi-port memory reading and writing device, which is used to implement the above-mentioned embodiments and preferred implementations. What has already been described will not be described again. As used below, the term "module" may be a combination of software and/or hardware that implements a predetermined function. Although the apparatus described in the following embodiments is preferably implemented in software, implementation in hardware, or a combination of software and hardware, is also possible and contemplated.

Figure 8 is a structural block diagram of a multi-port memory read and write device according to an embodiment of the present application. As shown in Figure 8, the device includes: a write controller 82 for receiving a write command through multiple write ports. , determine the storage block corresponding to each write command, and when there is free cache space in the write buffer of the storage block, schedule the write command to the corresponding write buffer, so that the write command indicated by the write buffer is Write data is written to the memory block.

In one embodiment, the above-mentioned controller 82 is also configured to block the write port that receives the write command after determining the storage block corresponding to each write command, and when the cache space in the write buffer of the storage block is all occupied. , and initiate the write command again in the next cycle.

In one embodiment, the above-mentioned multi-port memory reading and writing device further includes: a read controller, configured to determine the storage block corresponding to each read command when a read command is received through multiple read ports. In the storage block When there is free cache space in the read command buffer, the read command is scheduled to the corresponding read command buffer, and the buffer level is marked for the read command, so that the read data buffer receives the read data. , the read data is fed back to the corresponding read port, where each storage block is equipped with a corresponding read command buffer, and the buffer level indicates the number of beats of delay in the read data buffer for the read data indicated by the read command.

In one embodiment, the above-mentioned read controller is also used to block the read port that receives the read command after determining the storage block corresponding to each read command, and when the buffer space in the read command buffer of the storage block is all occupied. , and initiate the read command again in the next cycle.

In one embodiment, the above-mentioned read controller schedules the read command to the corresponding read command buffer, and marks the read command Buffering level, including: when at least two read commands correspond to the same storage block, cache at least two read commands to the read command buffer corresponding to the storage block in sequence according to priority, and cache each read command in sequence according to the cache order. Command tag buffering level, where the buffering level is different for each read command.

In one embodiment, the above-mentioned read controller marks the buffering level for each read command in sequence according to the cache order, including: determining the cache position of the read command in the read command buffer according to the cache order in the read command buffer; is the buffering level corresponding to the read command mark and the cache location in the read command buffer, where the total number of buffering levels is consistent with the number of cache locations in the read command buffer, and the number of buffering levels is positive with the ordering of the cache locations. Related.

It should be noted that each of the above modules can be implemented through software or hardware. For the latter, it can be implemented in the following ways, but is not limited to this: the above modules are all located in the same processor; or the above modules can be implemented in any combination. The forms are located in different processors.

In order to facilitate the understanding of the technical solutions provided in this application, detailed description will be given below with reference to embodiments of specific scenarios.

Embodiments of the present application also provide a computer-readable storage medium that stores a computer program, wherein the computer program is configured to execute the steps in any of the above method embodiments when running.

In an exemplary embodiment, the computer-readable storage medium may include but is not limited to: U disk, read-only memory (Read-Only Memory, referred to as ROM), random access memory (Random Access Memory, referred to as RAM) , mobile hard disk, magnetic disk or optical disk and other media that can store computer programs.

An embodiment of the present application also provides an electronic device, including a memory and a processor. A computer program is stored in the memory, and the processor is configured to run the computer program to perform the steps in any of the above method embodiments.

In an exemplary embodiment, the above-mentioned electronic device may further include a transmission device and an input-output device, wherein the transmission device is connected to the above-mentioned processor, and the input-output device is connected to the above-mentioned processor.

For specific examples in this embodiment, reference may be made to the examples described in the above-mentioned embodiments and exemplary implementations, and details will not be described again in this embodiment.

Obviously, those skilled in the art should understand that the above-mentioned modules or steps of the present application can be implemented using general-purpose computing devices, and they can be concentrated on a single computing device, or distributed across a network composed of multiple computing devices. They may be implemented in program code executable by a computing device, such that they may be stored in a storage device for execution by the computing device, and in some cases may be executed in a sequence different from that shown herein. Or the described steps can be implemented by making them into individual integrated circuit modules respectively, or by making multiple modules or steps among them into a single integrated circuit module. As such, the application is not limited to any specific combination of hardware and software.

The above descriptions are only preferred embodiments of the present application and are not intended to limit the present application. For those skilled in the art, the present application may have various modifications and changes. Any modifications, equivalent replacements, improvements, etc. made within the principles of this application shall be included in the protection scope of this application.

Claims

A multi-port memory includes: N write ports, a write controller, K write buffers and a memory block group, wherein,

The storage block group includes K storage blocks, where K is greater than N;

The write port is used to receive externally input write commands and write data, and output them to the write controller;

The write controller is used to schedule the write command and write data to the corresponding write buffer;

The write buffer is used to cache write data to be written into the storage block, where one write buffer corresponds to one storage block.
The multi-port memory according to claim 1, further comprising N read ports, a read controller, K read command buffers and N read data buffers, wherein,

The read port is used to receive externally input read commands and output them to the read controller;

The read controller is used to schedule the read command to the corresponding read command buffer;

The read command buffer is used to cache read commands for reading corresponding storage blocks, where one read command buffer corresponds to one storage block;

The read data buffer is used to cache data read from the storage block to be output to the corresponding read port, where one read data buffer corresponds to one read port.
A method of reading and writing a multi-port memory, applied to the multi-port memory according to any one of claims 1-2, the method includes:

When a write command is received through multiple write ports, determine the storage block corresponding to each write command;

When there is free cache space in the write buffer of the storage block, the write command is scheduled to the corresponding write buffer to write the write data indicated by the write command through the write buffer. Write to the memory block.
The method according to claim 3, wherein after determining the storage blocks corresponding to each write command, it further includes:

When all the cache space in the write buffer of the storage block is occupied, the write port that receives the write command is blocked, and the write command is initiated again in the next cycle.
The method of claim 3, further comprising:

When a read command is received through multiple read ports, determine the memory block corresponding to each read command;

When there is free cache space in the read command buffer of the storage block, the read command is scheduled to the corresponding read command buffer, and the buffer level is marked for the read command so that the read data The buffer feeds back the read data indicated by the read command to the corresponding read port according to the buffer level, wherein the buffer level indicates the number of beats of the delay of the read data in the read data buffer. .
The method according to claim 5, wherein after determining the storage block corresponding to each read command, it further includes:

When all cache spaces in the read command buffer of the storage block are occupied, the read port that receives the read command is blocked, and the read command is initiated again in the next cycle.
The method according to claim 5, wherein scheduling the read command to the corresponding read command buffer and marking the buffer level for the read command includes:

In the case where at least two of the read commands correspond to the same storage block, cache at least two of the read commands into the read command buffer corresponding to the storage block in sequence according to the priority, and sequentially cache each read command in the cache order. Read command tag buffer, etc. levels, where each read command has a different buffering level.
The method according to claim 7, wherein marking the buffering level for each read command in sequence according to the cache order includes:

Determine the cache location of the read command in the read command buffer according to the cache order of the read command cache in the read command buffer;

Mark the read command with a buffering level corresponding to a cache location in the read command buffer, wherein the total number of buffering levels is consistent with the number of cache locations in the read command buffer, and the buffer The number of levels is positively correlated with the ordering of the cache locations.
A multi-port memory reading and writing device, including:

A write controller, configured to determine the storage block corresponding to each write command when a write command is received through multiple write ports, and when there is free cache space in the write buffer of the storage block, write the The write command is scheduled to the corresponding write buffer, so that the write data indicated by the write command is written into the storage block through the write buffer.
The device of claim 9, further comprising:

A read controller, configured to determine the storage block corresponding to each read command when a read command is received through multiple read ports, and when there is free cache space in the read command buffer of the storage block, the read controller will The read command is scheduled to the corresponding read command buffer, and the buffer level is marked for the read command, so that when the read data buffer receives the read data, the read data is fed back to the corresponding In the read port, each of the storage blocks is equipped with a corresponding read command buffer, and the buffer level indicates the delay of the read data indicated by the read command in the read data buffer. Number of beats per hour.
A computer-readable storage medium, wherein a computer program is stored in the computer-readable storage medium, wherein when the computer program is executed by a processor, the method described in any one of claims 3 to 8 is implemented. A step of.
An electronic device including a memory, a processor and a computer program stored on the memory and executable on the processor, wherein the processor implements claims 3 to 8 when executing the computer program. The steps of the method described in any one.