WO2023221789A1 - 显示装置及其面板驱动电路、电荷泄放方法 - Google Patents

显示装置及其面板驱动电路、电荷泄放方法 Download PDF

Info

Publication number
WO2023221789A1
WO2023221789A1 PCT/CN2023/092492 CN2023092492W WO2023221789A1 WO 2023221789 A1 WO2023221789 A1 WO 2023221789A1 CN 2023092492 W CN2023092492 W CN 2023092492W WO 2023221789 A1 WO2023221789 A1 WO 2023221789A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
display
panel
driving circuit
power supply
Prior art date
Application number
PCT/CN2023/092492
Other languages
English (en)
French (fr)
Other versions
WO2023221789A9 (zh
Inventor
陈锦峰
刘娜妮
苏毅烽
孔小丽
林启标
王巧妮
黄哲
Original Assignee
京东方科技集团股份有限公司
福州京东方光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 福州京东方光电科技有限公司 filed Critical 京东方科技集团股份有限公司
Publication of WO2023221789A1 publication Critical patent/WO2023221789A1/zh
Publication of WO2023221789A9 publication Critical patent/WO2023221789A9/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/04—Display protection

Definitions

  • the present disclosure relates to the field of display technology, and in particular to a display device, a panel driving circuit thereof, and a charge discharge method.
  • the pixel capacitor formed by the pixel electrode and the common electrode stores charges during the display process. After testing, if there is still charge remaining in the pixel capacitor for a certain period of time after the LCD panel stops displaying (i.e., is turned off), it will cause image retention on the LCD panel.
  • the thin film transistor (TFT) included in each pixel in the LCD panel is controlled to be turned on at the same time for a certain period of time to discharge the charge stored in the pixel capacitor and prevent image retention on the LCD panel.
  • this function is generally called XON (out all on).
  • the XON process can be summarized as follows: After the LCD panel is turned off, when the potential of the power supply signal provided by the power supply terminal drops to the potential threshold, the gate driver, under the control of the timing controller, pulls up the gate drive transmitted to the pixel. The potential of the signal causes the TFT in the pixel to turn on, thereby discharging the charge.
  • Embodiments of the present disclosure provide a display device, its panel driving circuit, and a charge discharge method.
  • the technical solutions are as follows:
  • a panel driving circuit for use in a display device.
  • the display device includes a display panel and a plurality of pixels located on the display panel.
  • the pixels include transistors; the panel driving circuit includes :
  • Panel control circuit and display driving circuit the panel control circuit is coupled to the power supply terminal and the display driving circuit respectively, the display driving circuit is also used to couple with the plurality of pixels;
  • the panel control circuit is configured to: if it is detected that the display panel is turned on, transmit a first display driving signal to the display driving circuit based on the power supply signal of the first potential provided by the power supply terminal; and, if When it is detected that the display panel is shut down, before the potential of the power supply signal drops from the first potential to less than the potential threshold, at least one target signal among the following signals is sequentially transmitted to the display driving circuit: 2. Display driving signal and charge discharge signal;
  • the display driving circuit is configured to: drive the plurality of pixels to emit light based on the first display driving signal, so that the display panel displays multiple frames of first images; and drive the plurality of pixels based on the second display driving signal.
  • the pixels emit light so that the display panel displays at least one frame of the second picture; based on the charge discharge signal, the transistors in the plurality of pixels are controlled to turn on to discharge the charges in the plurality of pixels; wherein, the The second picture is different from the first picture, and the second picture is a monochrome picture.
  • the second picture is a black picture
  • the second picture is a white picture.
  • the display driving circuit is configured to: drive the plurality of pixels to emit light based on the second display driving signal, so that the display panel displays the second picture of the even-numbered frame; and, every two adjacent frames The polarity of the two pictures is opposite.
  • the display driving circuit is configured to drive the plurality of pixels to emit light based on the second display driving signal, so that the display panel displays two frames of the second picture.
  • the display device also includes: a host;
  • the panel control circuit is also used to couple with the host end, and to receive a control signal transmitted by the host end, and determine the working state of the display panel based on the control signal; wherein the control signal is in The first potential is used to indicate that the display panel is in a powered-on state, the control signal is at a second potential to indicate that the display panel is in a powered-off state, and when the display panel is powered off, the potential of the control signal is determined by a third potential. One potential jumps to the second potential before the power supply signal is powered off;
  • the panel control circuit is further configured to transmit the target signal to the display driving circuit if it is determined that the display panel is turned off based on the control signal.
  • control signal is a display input signal transmitted from the host end to the panel control circuit, and the panel control circuit is further configured to generate the first display driving signal based on the display input signal.
  • control signal is generated by the host based on the monitored working status of the display panel. generated signal.
  • the display device further includes: a backlight located on one side of the display panel;
  • the panel control circuit is also used to monitor the lighting state of the backlight source, and determine the working state of the display panel based on the lighting state of the backlight source; wherein the backlight is in the lighting state to indicate the display
  • the panel is in a powered-on state, and the backlight is in a non-luminous state to indicate that the display panel is in a powered-off state.
  • the backlight is switched from a lighting state to a non-luminous state prior to the power supply.
  • the power signal is powered off;
  • the panel control circuit is further configured to transmit the target signal to the display driving circuit if it is determined that the display panel is turned off based on the lighting state of the backlight.
  • the panel control circuit includes: a lighting detection sub-circuit, a timing controller, a level converter and a switch sub-circuit;
  • the luminescence detection sub-circuit is located on one side of the backlight source and is respectively coupled to the pull-down power terminal and the input interface of the timing controller.
  • the luminescence detection sub-circuit is used to detect the backlight if the backlight is detected. If the backlight source emits light, the pull-down power supply terminal is controlled to be connected to the input interface of the timing controller. If it is detected that the backlight source does not emit light, the pull-down power supply terminal is controlled to be disconnected from the input interface of the timing controller. open coupling;
  • the input interface of the timing controller is also coupled to the power supply terminal, the output interface of the timing controller is coupled to the control terminal of the switch sub-circuit, and the timing controller is configured to operate based on the pull-down power terminal.
  • the pull-down power signal transmitted to the input interface transmits a conduction signal to the control end of the switch sub-circuit, and the power supply signal transmitted to the input interface based on the power supply end transmits a conduction signal to the control end of the switch sub-circuit.
  • the control terminal transmits a shutdown signal;
  • the input end of the switch sub-circuit is coupled to the power supply end, the output end of the switch sub-circuit is coupled to the pull-down power end and the level converter respectively, and the switch sub-circuit is used to respond In response to the turn-on signal, the power supply terminal is controlled to be conductive to the level converter, and in response to the turn-off signal, the pull-down power supply terminal is controlled to be conductive to the level converter;
  • the level converter is also coupled to the display driving circuit.
  • the level converter is used to transmit the target signal to the display driving circuit based on the pull-down power signal transmitted by the pull-down power terminal, and based on the pull-down power supply terminal.
  • the power supply signal transmitted from the power supply terminal transmits the first display driving signal to the display driving circuit.
  • the light-emitting frame side sub-circuit is: a photoelectric conversion diode;
  • the switch sub-circuit includes: a switching transistor;
  • the input terminal of the photoelectric conversion diode is coupled to the pull-down power terminal, and the output terminal of the photoelectric conversion diode is coupled to the input interface of the timing controller;
  • the output interface of the timing controller is coupled to the gate of the switching transistor, the first pole of the switching transistor is coupled to the power supply terminal, and the second pole of the switching transistor is coupled to the pull-down power terminal. coupling.
  • the panel control circuit also includes:
  • a first resistor connected in series between the power supply terminal and the input interface of the timing controller
  • a second resistor connected in series between the power supply terminal and the output interface of the timing controller
  • the plurality of pixels are arranged in an array, and the display driving circuit includes: a gate driver and a source driver;
  • the gate driver is coupled to the plurality of pixels through a plurality of gate lines, and is used to transmit gate driving to the plurality of pixels line by line based on the first display driving signal and the second display driving signal. signal, and transmitting a turn-on signal to the transistors in the plurality of pixels based on the charge discharge signal;
  • the source driver is coupled to the plurality of pixels through a plurality of data lines, and is used to transmit data signals to the plurality of pixels based on the first display driving signal and the second display driving signal, and the The data signal transmitted by the source driver to the plurality of pixels based on the first display driving signal is different from the data signal transmitted to the plurality of pixels based on the second display driving signal;
  • the plurality of pixels are configured to emit light in response to the gate drive signal and the data signal, and transistors in the plurality of pixels are configured to be turned on in response to the turn-on signal.
  • the panel control circuit is also configured to: if it is detected that the display panel is shut down, when the potential of the power supply signal drops from the first potential to less than the potential threshold, and the power supply signal Before the potential is greater than the second potential, the charge discharge signal is transmitted to the display driving circuit.
  • a charge discharge method is provided, which is applied to the panel control circuit included in the panel driving circuit as described in the above aspect; the method includes:
  • a first display driving signal is transmitted to the coupled display driving circuit based on the power supply signal of the first potential provided by the coupled power supply terminal;
  • Target signal second display drive signal and charge discharge signal
  • the first display driving signal is used to instruct the display driving circuit to drive the plurality of pixels to emit light so that the display panel displays multiple frames of first images
  • the second display driving signal is used to instruct the The display driving circuit drives the plurality of pixels to emit light, so that the display panel displays at least one second frame
  • the charge discharge signal is used to instruct the display driving circuit to control the transistors in the plurality of pixels to turn on, To discharge the charges in the plurality of pixels
  • the second picture is different from the first picture, and the second picture is a monochrome picture.
  • a display device which includes: a display panel, a plurality of pixels located on the display panel, and the panel driving circuit as described in the above aspect;
  • the panel driving circuit is coupled to the plurality of pixels, and the panel driving circuit is used to drive the plurality of pixels to emit light, and to control charges in the plurality of pixels to be discharged.
  • Figure 1 is an equivalent circuit diagram for discharging charges provided by an embodiment of the present disclosure
  • Figure 2 is an equivalent timing diagram for discharging charges provided by an embodiment of the present disclosure
  • Figure 3 is a schematic circuit diagram of a parallel capacitor provided by an embodiment of the present disclosure.
  • Figure 4 is an equivalent simulation diagram indicating the XON time provided by an embodiment of the present disclosure
  • Figure 5 is another equivalent simulation diagram indicating the XON time provided by an embodiment of the present disclosure.
  • Figure 6 is another equivalent simulation diagram indicating the XON time provided by an embodiment of the present disclosure.
  • Figure 7 is a schematic structural diagram of a display device provided by an embodiment of the present disclosure.
  • Figure 8 is a schematic structural diagram of a panel driving circuit provided by an embodiment of the present disclosure.
  • Figure 9 is a schematic structural diagram of a display driving circuit provided by an embodiment of the present disclosure.
  • Figure 10 is a timing diagram including input power, input signals and backlight signals provided by an embodiment of the present disclosure
  • Figure 11 is a signal timing diagram of a shutdown frame insertion provided by an embodiment of the present disclosure.
  • Figure 12 is a signal simulation diagram of a shutdown frame insertion provided by an embodiment of the present disclosure.
  • Figure 13 is a timing diagram of early charge discharge and shutdown frame insertion provided by an embodiment of the present disclosure.
  • Figure 14 is a schematic diagram of a host transmitting control signals to a timing controller according to an embodiment of the present disclosure
  • Figure 15 is another timing diagram of early charge discharge and shutdown frame insertion provided by an embodiment of the present disclosure.
  • Figure 16 is a simulation diagram of the timing diagram shown in Figure 15;
  • Figure 17 is a timing diagram including input power, input signal, backlight signal and XAO signal provided by an embodiment of the present disclosure
  • Figure 18 is a schematic structural diagram of a panel control circuit provided by an embodiment of the present disclosure.
  • Figure 19 is a schematic structural diagram of another panel control circuit provided by an embodiment of the present disclosure.
  • Figure 20 is a flow chart of a charge discharge method provided by an embodiment of the present disclosure.
  • FIG. 21 is a schematic structural diagram of another display device provided by an embodiment of the present disclosure.
  • each pixel in the LCD panel generally includes an oppositely arranged pixel electrode, a common electrode VCOM, and a liquid crystal located between the pixel electrode and the common electrode VCOM.
  • the pixel electrode and the common electrode VCOM may also form a pixel capacitor.
  • the liquid crystal can be deflected by the voltage difference between the pixel electrode and the common electrode VCOM, thereby causing the display panel to emit light.
  • each pixel usually includes a transistor TFT.
  • the gate electrode G of the transistor TFT may be coupled (ie, electrically connected) to the gate scan line, ie, the gate line.
  • the source terminal S of the transistor TFT may be coupled with the data line.
  • the drain terminal D of the transistor TFT may be coupled to the pixel electrode.
  • the transistor TFT can be turned on in response to a gate drive signal having an effective potential on the gate line, and can be turned off in response to a gate drive signal having an inactive potential on the gate line.
  • the data signal provided by the data line coupled to its source S can be transmitted to the pixel electrode through the drain D of the transistor TFT to charge the pixel electrode and thereby drive the liquid crystal to deflect.
  • the XON function can be used to discharge the charge stored in the pixel capacitor.
  • the XON function means that when the display panel is turned off, the transistors included in all pixels in the display panel are turned on to discharge the charge. come out.
  • the XON function is introduced as follows:
  • the current panel driving circuit includes a level shifter (L/S).
  • the level shifter L/S can be coupled to the power supply terminal VGH and the power supply terminal VGL respectively, and also Can be used to receive XAO signals.
  • the potential of the power signal provided by the power terminal VGH is greater than the potential of the power signal provided by the power terminal VGL. That is, the potential of the power signal provided by the power terminal VGH is high, and the potential of the power signal provided by the power terminal VGL is low.
  • the XAO signal is actually obtained by dividing the power supply signal provided by the power supply terminal DVDD using a voltage dividing resistor.
  • a voltage level of the XAO signal is usually preset in the level converter L/S, which can also be called a set threshold voltage.
  • the level converter L/S can be triggered based on the power signal provided by the coupled power terminal VGH.
  • gate output after pulling the gate drive signal (called gate output) high, it is then transmitted to the gate line, thereby controlling the TFTs in all pixels to turn on at the same time, realizing charge discharge and completing the XON function. Discharging charges is actually equivalent to quickly neutralizing the voltage on the pixel electrode to equal the common voltage on the common electrode VCOM, ensuring that there is no voltage difference between the pixel electrode and the common electrode VCOM, and no direct current (DC) bias is caused.
  • the level converter L/S is actually indirectly coupled to the gate line through the gate driver. That is, the level converter L/S pulls high the gate drive signal transmitted by the gate driver to the gate line.
  • the level converter L/S is usually coupled to the timing controller to perform level conversion on various driving signals generated by the timing controller and then transmit them to the corresponding driving circuit (eg, gate driver).
  • Figure 1 schematically shows only one pixel.
  • the potential of the power signal provided by the power supply terminal VGH will also decrease along with the potential of the power supply signal provided by the power supply terminal DVDD.
  • the gate drive signal on the gate line cannot ensure that the transistor TFT is turned on.
  • the XON time is short and the charge cannot be effectively discharged.
  • the preset threshold voltage is 1.2 volts (V).
  • the XON function can only be executed in a short time when the potential of the XAO signal is less than 1.2V and the potential of the power signal provided by VGH is less than Vuvlo.
  • Figure 2 also shows the power signal provided by the power terminal VGL, the turn-on signal STV1, the clock signal CKx and the power signal VGP1 generated by the timing controller, as well as the level conversion The timing of the turn-on signal STV1, clock signal CKx and power signal VGP1 after conversion by the device L/S.
  • the level converter L/S will also pull down the converted turn-on signal STV1, clock signal CKx and power signal VGP1 based on the power signal provided by the power terminal VGL. That is, the Follow VGL shown in Figure 2.
  • the level converter L/S can be based on the power signal provided by the power terminal VGH to uniformly pull the converted turn-on signal STV1, the clock signal CKx and the power signal VGP1 high. That is, the Follow VGH shown in Figure 2.
  • COG packaging technology refers to a packaging technology that directly integrates various devices in the display panel onto the glass substrate.
  • the full English name is: chip on glass.
  • the potential of the power supply signal provided by the power supply terminal DVDD usually reaches 3.3V.
  • the potential of the XAO signal drops to 2.8V (that is, the preset threshold voltage is 2.8V)
  • XON can be triggered to turn on.
  • the potential of the XAO signal continues to drop to 2V, XON stops.
  • the XON time can be maintained at about 8ms at most. It is actually measured that the LCD panel cannot completely discharge the charge within this 8ms time after it is turned off.
  • the STV signal refers to the turn-on signal generated by the timing controller in the LCD display device, and is used to drive the gate driver in the LCD display device to operate.
  • GOUT signal refers to the output signal of the gate driver.
  • SOUT refers to the output signal of the source driver in the LCD display device.
  • CLK refers to the clock signal output by the timing controller.
  • VDDIN refers to the power signal provided to power the power supply terminal DVDD.
  • LVDS refers to the display input signal output by the host to the timing controller in the LCD display device, so that the timing controller can control the work of the gate driver and source driver.
  • embodiments of the present disclosure provide a panel driving circuit, which can be applied in a display device.
  • the setting of the panel drive circuit can achieve effective discharge of charge after shutdown without adding additional capacitance, with low cost and good discharge effect. It is especially suitable for display products that cannot increase XON time by adding peripheral capacitance.
  • the display device 10 may include a display panel M1 and a plurality of pixels P1 located on the display panel M1 , and the pixels P1 may include a transistor TFT (not shown in FIG. 7 ).
  • the structure of pixel P1 can be referred to Figure 1 and will not be described again here.
  • the panel driving circuit 00 may include: a panel control circuit 01 and a display driving circuit 02 . 7 and 8 , the panel control circuit 01 is coupled to the power supply terminal DVDD and the display driving circuit 02 respectively.
  • the display driving circuit 02 is also used to couple with a plurality of pixels P1 (not shown in Figure 8).
  • the panel control circuit 01 is used to: if it detects that the display panel M1 is turned on, transmit the first display driving signal to the display driving circuit 02 based on the power supply signal of the first potential provided by the power supply terminal DVDD. And, if it is detected that the display panel M1 is turned off, before the potential of the power supply signal drops from the first potential to less than the potential threshold, at least one of the following signals is sequentially transmitted to the display driving circuit 02: second Display drive signal and charge discharge signal. Sequential transmission means: when the target signal includes the second display driving signal and the charge discharge signal, the second display drive signal is transmitted first, and then the charge discharge signal is transmitted. Of course, in some embodiments, only the second display driving signal or the charge discharge signal may be transmitted to the display driving circuit 02 .
  • the display driving circuit 02 is used to drive a plurality of pixels P1 to emit light based on the first display driving signal, so that the display panel M1 displays multiple frames of first images.
  • the plurality of pixels P1 are driven to emit light based on the second display driving signal, so that the display panel M1 displays at least one frame of the second picture.
  • the transistors TFT in the plurality of pixels P1 are controlled to be turned on based on the charge discharge signal to discharge the charges in the plurality of pixels P1.
  • the second picture is different from the first picture.
  • the first picture may be a normal picture that needs to be displayed when the display panel is powered on, such as a color picture.
  • the second picture is a monochrome picture.
  • the display grayscale of the pixel P1 is determined by the data signal provided by the data line, that is, by the signal charging the pixel electrode. Therefore, By transmitting the second display driving signal to the display driving circuit 02 after the display panel M1 is turned off, so that the display panel M1 displays at least one frame of monochrome picture, the color of the second picture can be flexibly set (such as setting the color of the second picture).
  • the same color as the display mode of the display panel), that is, the potential on the pixel electrode is flexibly set so that the voltage difference between the pixel electrode and the common electrode VCOM is as close as possible before XON.
  • the voltage provided to the pixel electrode Quickly pull it close to the common voltage provided by the common electrode VCOM, reduce the bias voltage between the pixel electrode and the common electrode VCOM, and ensure that there is less residual leakage charge. If XON is performed later, since the residual charge has been minimized by displaying the second picture, it only takes a short XON time to effectively discharge the charge, and there is no need to add more capacitors to extend the XON time.
  • the panel control circuit 01 and the display driving circuit 02 cooperate with each other to control the display panel M1 to display at least one frame of the second picture.
  • the operation can also be called a shutdown frame insertion operation (which can be called a frame drain operation).
  • the embodiment of the present disclosure controls the power supply after the display panel M1 is turned off and before the power supply signal provided by the power supply terminal DVDD is powered down to the potential threshold (it can also be considered that the potential of the XAO signal is less than the preset threshold voltage).
  • the transistors TFT in the plurality of pixels P1 are turned on to discharge the charges in the plurality of pixels P1. Therefore, the panel control circuit 01 and the display driving circuit 02 cooperate with each other to discharge the charges in the plurality of pixels P1 after the display panel M1 is turned off, which can also be called an early XON operation.
  • the conventional XON is entered, which can ensure the effective release of the charge.
  • the entire XON time is equal to the advance XON time + regular XON time.
  • the target signal transmitted by the panel control circuit 01 to the display driving circuit 02 includes: a second display driving signal and a charge discharge signal transmitted in sequence. Then, the display driving circuit 02 can first perform a shutdown frame insertion operation after the display panel M1 is shut down, and then perform an advance XON operation. If the target signal transmitted by the panel control circuit 01 to the display driving circuit 02 only includes the second display driving signal, the display driving circuit 02 can only perform a shutdown frame insertion operation after the display panel M1 is shut down. If the target signal transmitted by the panel control circuit-01 to the display driving circuit 02 only includes the charge discharge signal, the display driving circuit 02 can only perform the advance XON operation after the display panel M1 is turned off.
  • a panel driving circuit which includes a panel control circuit and a display driving circuit.
  • the panel drive circuit includes a panel control circuit and a display drive circuit.
  • the panel control circuit can sequentially transmit at least one of the display driving signal and the charge discharge signal to the display driving circuit before the potential of the power supply signal drops to less than the potential threshold, so that the display driving circuit At least one operation of controlling the display panel to display a monochromatic second picture and discharging the charge in advance is performed in sequence.
  • the potential of the power supply signal can be powered down to less than Before the potential threshold enters the conventional XON, the charge is discharged in advance to ensure the effective release of the residual charge in the pixel.
  • FIG. 9 is a schematic structural diagram of yet another panel driving circuit provided by an embodiment of the present disclosure. It can be seen from FIG. 7 and FIG. 9 that the multiple pixels P1 included in the display panel M1 can be arranged in an array, that is, arranged in rows and columns.
  • the display driving circuit 02 may include a gate driver 021 and a source driver 022.
  • the gate driver 021 may be coupled to the plurality of pixels P1 through the plurality of gate lines G1, and is used to transmit gate driving signals to the plurality of pixels P1 row by row based on the first display driving signal and the second display driving signal, that is, the above-mentioned implementation The GOUT signal recorded in the example. And the gate driver 021 can transmit a turn-on signal to the transistors TFT in the plurality of pixels P1 based on the charge discharge signal, and the turn-on signal can be regarded as a gate drive signal of an effective potential.
  • the source driver 022 may be coupled to the plurality of pixels P1 through a plurality of data lines, and is used to transmit data signals to the plurality of pixels P1 based on the first display driving signal and the second display driving signal. That is, the SOUT signal described in the above embodiment.
  • the data signal transmitted by the source driver 022 to the plurality of pixels P1 based on the first display driving signal is different from the data signal transmitted to the plurality of pixels P1 based on the second display driving signal, thereby ensuring that the displayed first picture and The second screen is different.
  • the plurality of pixels P1 may be configured to emit light in response to the gate driving signal and the data signal, and the transistors TFT in the plurality of pixels P1 may be configured to turn on in response to the turn-on signal.
  • the display device may also generally include a host and a backlight.
  • the host end may be coupled to the panel control circuit 01 and the backlight source described in the embodiment of the present disclosure respectively.
  • the host end can be used to transmit a display input signal (Interface Signal) to the panel control circuit 01 based on the picture to be displayed.
  • the display input signal can be low-voltage differential signaling (LVDS) in the timing diagram shown in Figure 6.
  • the panel control circuit 01 can be used to generate a first display driving signal based on the display input signal, thereby controlling the display driving circuit 02 to reliably drive the display panel M1 to display the first image.
  • the first screen is a screen generated based on the display input signal.
  • the host side can also be used to provide a backlight signal to the backlight source to turn on or off the backlight.
  • the input power supply can transmit power to the power supply terminal DVDD Power signal to charge the power supply terminal DVDD.
  • the host end can transmit the display input signal to the panel control circuit 01 to drive the display panel M1 to display images normally. noodle.
  • the host side can provide a backlight signal to the backlight source to turn on the backlight, so that the display panel M1 can display normally.
  • the input power can stop transmitting the power signal to the power supply terminal DVDD, that is, stop supplying power to the power supply terminal DVDD.
  • the host end can stop transmitting the display input signal to the panel control circuit 01.
  • the host side can stop providing the backlight signal to the backlight source to turn off the backlight.
  • the input power first charges the power supply terminal DVDD, and then charges the power supply terminal DVDD from 0.1V to 0.9V (see Figure 10 t1 stage), the display panel M1 starts to prepare for display.
  • the host After the t2 stage, the host begins to transmit the display input signal to the panel control circuit 01.
  • the host After the t5 stage, the host begins to provide a backlight signal to the backlight source, thus turning on the backlight.
  • the display panel M1 starts to display the screen normally.
  • the host end first stops providing backlight to the backlight source.
  • Stage t4 is the power supply from the input power supply to the power supply terminal DVDD from this shutdown to the next startup.
  • the display panel M1 when the display panel M1 is turned on, the input power first starts to supply power to the power supply terminal DVDD. Then, the host begins to provide input power signals. Finally, the host side starts to control the backlight. When the display panel M1 is turned off, the host side first controls the backlight to turn off. Then, the host stops providing display input signals. Finally, the input power stops supplying power to the power supply terminal DVDD.
  • Panel control circuit 01 can continue to work for a period of time.
  • the backlight will turn off immediately because the voltage drops slightly to the voltage required to turn on the backlight, long before the panel control circuit stops working.
  • the panel control circuit 01 at least includes a timing controller (timer control, TCON).
  • the panel control circuit 01 mentioned here may refer to the timing controller TCON it includes.
  • XON is usually entered after the t3 stage, which is called conventional XON.
  • the time before conventional XON can be fully utilized to discharge the charge in advance.
  • the shutdown frame insertion operation and/or the advance XON operation can be performed during the t3 phase or the t6 phase. After the t3 stage, and then entering conventional XON, effective discharge of charge can be ensured.
  • the second picture may be a black picture.
  • the second picture may be a white picture.
  • the normally black display mode is commonly seen in in-plane-switching (IPS) or advanced super-dimension switch (ADS) display panels.
  • IPS in-plane-switching
  • ADS advanced super-dimension switch
  • Normally white display mode is common in twisted nematic (TN) display panels.
  • the data signal corresponding to the black picture may be L0, and the data signal corresponding to the white picture may be L255.
  • Figure 11 shows a signal timing diagram. It shows the display input signal LVDS, the power supply signal provided by the power supply terminal DVDD, the gate drive signal GOUT output by the gate driver 021, the source drive signal SOUT output by the source driver 022, and the common voltage on the common electrode VCOM . Referring to FIG.
  • the panel control circuit 01 can transmit the second display driving signal to the display driving circuit 02 so that the gate included in the display driving circuit 02
  • the driver 021 continues to transmit the gate driving signal
  • the source driver 022 included in the display driving circuit 02 continues to transmit the data signal
  • the transmitted data signal is L0, thereby realizing the interpolated frame display of the black screen.
  • the display driving circuit 02 may be used to drive multiple pixels P1 to emit light based on the second display driving signal, so that the display panel M1 displays the second picture of the even frame.
  • the polarity of the second picture of every two adjacent frames is opposite, which can also ensure polarity balance and ensure a better display effect of the display panel M1.
  • the opposite polarity may mean that for each pixel P1, in two adjacent frames, the voltage difference between the pixel electrode included in the pixel P1 and the common electrode VCOM is equal, but the potential on the pixel electrode in one frame is greater than that on the common electrode VCOM.
  • the common voltage (which can be called positive polarity)
  • the potential on the pixel electrode of another frame is less than the common voltage on the common electrode VCOM (which can be called negative polarity).
  • the transistor TFT in the pixel P1 since the transistor TFT in the pixel P1 transmits the data signal provided by the data line to the pixel electrode to charge the pixel electrode, the potential on the pixel electrode can be equivalent to the potential of the data signal.
  • the potential of the data signal transmitted by the data line coupled to each pixel P1 is different.
  • the potential of the data signal transmitted in one frame is greater than the common voltage on the common electrode VCOM, and the potential of the data signal transmitted in the other frame is greater than the common voltage on the common electrode VCOM.
  • the potential is greater than the common voltage on the common electrode VCOM, thereby ensuring that the display panel reliably displays the second picture.
  • the display driving circuit 02 can be used to drive a plurality of pixels P1 to emit light based on the second display driving signal, so that the display panel M1 displays two frames of second images, and the polarities of the two frames of the second images are exactly opposite.
  • Figure 12 takes inserting two black frames as an example, showing a simulation diagram of shutting down and inserting frames.
  • the residual charge in the pixel P1 can be minimized. After that, entering conventional XON can effectively discharge the charge. On this basis, you can add less capacitance or no capacitance to control the time of conventional XON to achieve the purpose of fully discharging the charge. For example, taking a 21.45-inch ADS display product as an example, after shutting down and inserting two black frames, the residual charge in the pixels can be minimized, and the potential of the data signal L0 that drives the black frame is basically close to that provided by the ground GND. signal potential. It can be seen from this that the shutdown frame insertion operation is especially suitable for scenarios where the common voltage on the common electrode VCOM is near 0V.
  • the panel control circuit 01 can also be used to couple with the host, receive control signals transmitted by the host, and determine the working status of the display panel M1 based on the control signals.
  • the control signal at the first potential can be used to indicate that the display panel M1 is in the powered-on state
  • the control signal at the second potential can be used to indicate that the display panel M1 is in the powered-off state
  • the potential of the control signal is determined by the third potential. The transition from one potential to the second potential can occur before the power supply signal is powered off.
  • the panel control circuit 01 is also used to transmit a target signal to the display driving circuit 02 if it is determined that the display panel M1 is turned off based on the control signal.
  • the panel control circuit 01 can immediately control the display driving circuit 02 to perform shutdown frame insertion when determining that the display panel is shut down based on the control signal provided by the host. operations and/or advance XON operations.
  • the control signal may be a display input signal LVDS transmitted from the host to the panel control circuit 01. That is, with reference to Figure 10, the panel control circuit 01 does not need to wait for the potential of the power supply signal provided by the power supply terminal DVDD to drop, and can directly trigger XON based on the timing of the input signal LVDS. Once the host stops providing display input signals, the panel control circuit 01 immediately transmits a charge discharge signal to the display drive circuit 02 so that the display drive circuit 02 controls the transistors TFT in all pixels P1 to turn on and discharge charges in advance. That is, referring to Figure 10 and Figure 13, the t3 stage can be fully utilized to perform supplementary actions to achieve early discharge of charge. After that, entering regular XON can further discharge the charge, ultimately ensuring that the charge stored in the pixel is fully discharged.
  • Figure 13 also shows respectively the power supply signal provided by the power supply terminal DVDD, the display input signal LVDS, the gate drive signal GOUT transmitted by the gate driver 021, and the data signal SOUT transmitted by the source driver 022.
  • the control signal can be a signal generated by the host based on the monitored working status of the display panel M1, which can be called a standby signal. That is, with reference to Figure 10, the panel control circuit 01 does not need to wait for the potential of the power supply signal provided by the power supply terminal DVDD to drop, and can directly trigger XON based on the timing of the Standby signal. Once the Standby signal is powered off, the panel control circuit 01 immediately transmits a charge discharge signal to the display driving circuit 02 so that the display driving circuit 02 controls the transistors TFT in all pixels P1 to turn on and discharge the charges in advance. After that, entering regular XON can effectively extend the total time of XON and ensure that the residual charge in pixel P1 is effectively discharged.
  • FIG. 14 shows a schematic connection diagram between the host end and the timing controller TCON included in the panel control circuit 01 in a 21.45-inch display device.
  • the host can actively generate a Standby signal and transmit it to the timing master TCON through the corresponding pin (also called a pin) to indicate whether the display panel M1 is shut down.
  • Figure 15 shows a signal timing diagram including a Standby signal. Combining Figure 11 and Figure 15, it can be seen that the Standby signal switching from high potential to low potential can be powered off before the power supply terminal DVDD, that is, the Standby signal can be powered off in advance. Before entering advanced XON based on the Standby signal, you can first perform a shutdown and frame insertion operation, such as inserting two black frames as shown in Figure 11. Then, you can enter advance XON, and the advance XON time can be about 32ms. Figure 15 also shows respectively the power supply signal provided by the power supply terminal DVDD, the display input signal LVDS, the gate drive signal GOUT transmitted by the gate driver 021, and the data signal SOUT transmitted by the source driver 022. Taking Figure 15 as an example, Figure 16 shows a simulation diagram of executing shutdown frame interpolation and advancing XON based on the Standby signal.
  • the host can determine to shut down the display panel M1 based on the received shutdown instruction.
  • the shutdown instruction can be generated by the user manually triggering the display panel or by the user using voice control. This is not limited in the embodiments of the present disclosure.
  • the panel control circuit 01 can also be used to monitor the lighting status of the backlight source, and determine the working status of the display panel M1 based on the lighting status of the backlight source.
  • the backlight is in a light-emitting state to indicate that the display panel M1 is turned on, and the backlight is in a non-lighting state to indicate that the display panel M1 is in a power-off state.
  • the backlight is switched from a light-emitting state to a non-lighting state. The status is powered down before the power supply signal.
  • the Standby signal or XAO signal described in the above embodiment can be generated by the panel control circuit 01 based on the lighting state of the backlight.
  • the host does not need to transmit the Standby signal to the panel control circuit 01 .
  • the panel control circuit 01 is also used to determine whether the display panel M1 is based on the lighting state of the backlight. When shutting down, the target signal is transmitted to the display driving circuit 02.
  • the panel control circuit 01 can immediately control the display driving circuit 02 to perform a shutdown frame insertion operation and/or an early XON operation after detecting that the backlight is turned off. . Based on the description of the above embodiments, it can be seen that after the display panel is turned off, the backlight is turned off first. In this way, effective discharge of charges can be further ensured.
  • the panel control circuit 01 can directly transmit the target signal to the display driving circuit 02 so that the display driving circuit 02 performs shutdown frame insertion and/or advance XON operation.
  • the panel control circuit 01 may also include: a light emission detection sub-circuit 011 , a level converter L/S and a switch sub-circuit 012 .
  • the light emission detection sub-circuit 011 can be located on one side of the backlight source, and is coupled to the pull-down power terminal (eg, ground terminal GND) and the input interface P1 of the timing controller TCON respectively.
  • the luminescence detection sub-circuit 011 can be used to control the pull-down power terminal GND to be connected to the input interface P1 of the timing controller TCON if it detects that the backlight emits light (ie, the display panel is turned on). At this time, the pull-down power signal provided by the pull-down power terminal GND can be transmitted to the input interface P1 of the timing controller TCON. If it is detected that the backlight does not emit light (that is, the display panel is turned off), the pull-down power terminal GND is controlled to be disconnected from the input interface P1 of the timing controller TCON.
  • the input interface P1 of the timing controller TCON can also be coupled to the power supply terminal DVDD, and the output interface P2 of the timing controller TCON can be coupled to the control terminal of the switch sub-circuit 012 .
  • the timing controller TCON can be used to transmit the pull-down power signal to the input interface P1 based on the pull-down power terminal GND, transmit the conduction signal to the control terminal of the switch sub-circuit 012, and transmit the power supply signal to the input interface based on the power supply terminal DVDD.
  • a shutdown signal is transmitted to the control terminal of switching subcircuit 012.
  • the light-emitting detection sub-circuit 011 controls the pull-down power terminal GND to be disconnected from the input interface P1 of the timing controller TCON, the power supply signal provided by the power supply terminal DVDD can be reliably transmitted to the timing controller TCON. Input interface P1.
  • the input terminal of the switch sub-circuit 012 may be coupled to the power supply terminal DVDD, and the output terminal of the switch sub-circuit 012 may be coupled to the pull-down power terminal GND and the level converter L/S respectively.
  • the switch sub-circuit 012 can be used to control the power supply terminal DVDD to conduct with the level converter L/S in response to the turn-on signal. At this time, the power supply signal provided by the power supply terminal DVDD can be transmitted to the level converter L /S.
  • the switch subcircuit 012 can be used to control the pull-down power terminal GND to conduct with the level converter L/S in response to the shutdown signal. At this time, the pull-down power signal provided by the pull-down power terminal GND can be transmitted to the level converter L/S.
  • the level converter L/S may also be coupled to the display driving circuit 02 (not shown in the figure).
  • the level converter L/S can be used to transmit the target signal to the display drive circuit 02 based on the pull-down power signal transmitted by the pull-down power terminal GND, that is, to transmit the second display drive signal and/or the charge discharge signal, thereby achieving shutdown and frame insertion. and/or for the purpose of releasing the charge in advance.
  • the level converter L/S can transmit the first display driving signal to the display driving circuit 02 based on the power supply signal transmitted by the power supply terminal DVDD, so that the display driving circuit 02 reliably controls the display panel M1 normally based on the first display driving signal. Display the first screen.
  • the light emission detection sub-circuit 011 detects that the backlight stops emitting light, it immediately transmits a low-level Standby signal or XAO signal to the level converter L/S to control the level converter L /S raises the potential of the gate drive signal transmitted by the gate driver 021, causing all TFTs in the pixel to turn on, realizing early discharge of charges.
  • the low-potential Standby signal or XAO signal can also control the level converter L/S to transmit the second display driving signal to the display driving circuit 02 to enter the shutdown frame insertion operation.
  • Figure 19 shows a schematic structural diagram of another panel control circuit.
  • the light emission detection sub-circuit 011 may be: a photoelectric conversion diode ZD1.
  • Switching sub-circuit 012 may include switching transistor TR1.
  • the input terminal of the photoelectric conversion diode ZD1 can be coupled with the pull-down power terminal GND, and the output terminal of the photoelectric conversion diode ZD1 can be coupled with the input interface P1 of the timing controller TCON.
  • the photoelectric conversion diode ZD1 can be turned on, thereby controlling the pull-down power supply terminal GND to be turned on with the input interface P1 of the timing controller TCON.
  • the photoelectric conversion diode ZD1 can be turned off, thereby controlling the pull-down power terminal GND to be disconnected from the input interface P1 of the timing controller TCON.
  • the output interface P2 of the timing controller TCON may be coupled to the gate of the switching transistor TR1.
  • the first pole of the switching transistor TR1 may be coupled to the power supply terminal DVDD, and the second pole of the switching transistor TR1 is coupled to the pull-down power terminal GND. That is, the gate of the switching transistor TR1 may be the control terminal of the switching sub-circuit 012 , the first pole of the switching transistor TR1 may be the input terminal of the switching sub-circuit 012 , and the second pole of the switching transistor TR1 may be the output of the switching sub-circuit 012 end.
  • the first and second electrodes of the switching transistor TR1 one may be a source and the other may be a drain.
  • the switching transistor TR1 may be a P-type transistor.
  • the potential of the turn-on signal can be low potential, and the potential of the turn-off signal can be high potential.
  • the switching transistor TR1 may also be an N-type transistor.
  • the potential of the turn-on signal can be high potential, and the potential of the turn-off signal can be low potential.
  • the panel control circuit 01 may also include: a first resistor R1 connected in series between the power supply terminal DVDD and the input interface P1 of the timing controller TCON.
  • the second resistor R2 is connected in series between the power supply terminal DVDD and the output interface P2 of the timing controller TCON.
  • a third resistor R3 is connected in series between the pull-down power terminal GND and the output terminal of the switch sub-circuit 012.
  • the input interface P1 of the timing controller TCON is generally valid for rising edge triggering.
  • the working principle of panel control circuit 01 is introduced as follows:
  • the input power supply Power Supply is started first to charge the power supply terminal DVDD.
  • the timing controller TCON can complete the initialization.
  • the output interface P2 of the timing controller TCON can output a low-level conduction signal, and accordingly, the switching transistor TR1 is turned on.
  • the high-potential power supply signal provided by the power supply terminal DVDD is transmitted to the second pole of the switching transistor TR1 through the first pole of the switching transistor TR1. That is, at this time, the potential of the Standby signal or the XAO signal is high.
  • the level converter L/S can control the display driving circuit 02 to start working based on the high-potential Standby signal or the XAO signal, so that the display panel can be turned on normally.
  • the host provides a backlight signal to the backlight source to control the backlight to turn on.
  • the photoelectric conversion diode ZD1 can be turned on, thereby reliably coupling the input interface P1 of the timing controller TCON with the pull-down power terminal GND.
  • the low-level pull-down power signal provided by the pull-down power terminal GND can be transmitted to the input interface P1 of the timing controller TCON. Since the input interface P1 of the timing controller TCON is valid for rising edge triggering, the timing controller TCON does not perform any processing at this time. Its output interface P2 still outputs a low-level conduction signal.
  • the switching transistor TR1 remains in the on state. , the potential of the Standby signal or XAO signal is maintained at a high potential, and the display panel displays normally.
  • the backlight is turned off first relative to the input power supply Power Supply and the display input signal LVDS.
  • the photoelectric conversion diode ZD1 is turned off, thereby decoupling the input interface P1 of the timing controller TCON from the pull-down power terminal GND.
  • the high-potential power supply signal provided by the power supply terminal DVDD will be transmitted to the input interface P1 of the timing controller TCON, that is, the input interface P1 of the timing controller TCON will be pulled up from the previous low potential to a high potential.
  • the output interface P2 of the timing controller TCON will output a high-potential shutdown signal accordingly, and the switching transistor TR1 is turned off.
  • the second pole of the switching transistor TR1 is pulled down to the pull-down power terminal GND by the third resistor R3, and the potential of the Standby signal or the XAO signal output by the second pole of the switching transistor TR1 jumps to a low-potential pull-down power signal. This triggers the level converter L/S to turn on XON in advance.
  • the panel control circuit 01 recorded in the embodiments of the present disclosure can also be used: if it is detected that the display panel M1 is shut down, when the potential of the power supply signal drops from the first potential to less than the potential threshold, and the power supply Before the potential of the power signal is greater than the second potential, the charge discharge signal is transmitted to the display driving circuit 02 . That is, after shutting down and inserting frames and/or advancing XON, it also enters regular XON to ensure effective discharge of charges.
  • the embodiments of the present disclosure provide a variety of control timing sequences, and the various control timing sequences can be combined arbitrarily to achieve effective discharge of charges.
  • Figure 11 shows a shutdown frame insertion timing sequence.
  • Figure 13 shows a timing sequence for shutting down frames and advancing XON based on display input signals.
  • Figure 15 shows a timing sequence for shutting down frames and advancing XON based on the Standby signal.
  • the Standby signal can be generated by the host and transmitted to the panel control circuit 01 , or it can also be directly generated by the panel control circuit 01 monitoring the working status of the backlight.
  • the solutions recorded in the embodiments of the present disclosure are particularly suitable for special situations where conventional XON time cannot be extended by increasing capacitance. Tests have proven that in 21.45-inch vertical screen display products manufactured with COG packaging technology, the use of shutdown frame insertion and advance XON can effectively discharge charges and solve the flickering problem caused by charge residuals.
  • a panel driving circuit which includes a panel control circuit and a display driving circuit.
  • the panel drive circuit includes a panel control circuit and a display drive circuit.
  • the panel control circuit can sequentially transmit at least one of the display driving signal and the charge discharge signal to the display driving circuit before the potential of the power supply signal drops to less than the potential threshold, so that the display driving circuit At least one operation of controlling the display panel to display a monochromatic second picture and discharging the charge in advance is performed in sequence. In this way, the charge can be discharged in advance before the potential of the power supply signal drops to less than the potential threshold and enters conventional XON, thereby ensuring the effective release of the residual charge in the pixel.
  • Figure 20 is a flow chart of a charge discharge method provided by an embodiment of the present disclosure. This method can be applied to the panel control circuit 01 included in the panel driving circuit shown in the above figure. As shown in Figure 20, the Methods include:
  • Step 2001 Monitor whether the display panel is shut down.
  • Step 2002 If it is detected that the display panel is turned on, the first display driving signal is transmitted to the coupled display driving circuit based on the power supply signal of the first potential provided by the coupled power supply terminal.
  • Step 2003 If it is detected that the display panel is shut down, before the potential of the power supply signal drops from the first potential to less than the potential threshold, at least one of the following signals is sequentially transmitted to the display driving circuit: the second display drive signal and charge discharge signal.
  • the first display driving signal is used to instruct the display driving circuit to drive a plurality of pixels to emit light, so that the display panel displays multiple frames of the first picture
  • the second display driving signal is used to instruct the display driving circuit to drive a plurality of pixels to emit light, so that the display panel The panel displays at least one frame of the second picture.
  • the charge discharge signal is used to instruct the display driving circuit to control the transistors in multiple pixels to turn on to discharge the charges in the multiple pixels.
  • the second picture is different from the first picture, and the second picture is a monochrome picture.
  • embodiments of the present disclosure provide a charge discharge method.
  • the panel control circuit can sequentially transmit at least one of the display driving signal and the charge discharge signal to the display driving circuit before the potential of the power supply signal drops to less than the potential threshold, so as to
  • the display driving circuit is caused to sequentially perform at least one operation of controlling the display panel to display a monochromatic second picture and discharging charges in advance.
  • the charge can be discharged in advance before the potential of the power supply signal drops to less than the potential threshold and enters conventional XON, thereby ensuring the effective release of the residual charge in the pixel.
  • FIG. 21 is a schematic structural diagram of a display device provided by an embodiment of the present disclosure.
  • the display device includes: a display panel M1 , a plurality of pixels P1 (not shown in FIG. 21 ) located on the display panel M1 , and a panel driving circuit 00 as shown in the above figures.
  • the panel driving circuit 00 may be coupled to the plurality of pixels P1, and the panel driving circuit 00 may be used to drive the plurality of pixels P1 to emit light, and to control the discharge of charges in the plurality of pixels P1.
  • the display device can be any product or component with a display function such as an LCD display device, a mobile phone, a tablet computer, a television, a monitor, etc.
  • a display function such as an LCD display device, a mobile phone, a tablet computer, a television, a monitor, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

提供了一种显示装置及其面板驱动电路(00)、电荷泄放方法，属于显示技术领域。其中，面板驱动电路（00）包括面板控制电路（01）和显示驱动电路（02）。在显示面板(M1)关机时，面板控制电路（01）能够在供电电源信号(DVDD)的电位掉电至小于电位阈值之前，依序向显示驱动电路（02）传输显示驱动信号和电荷泄放信号(XON)中的至少一种，以使得显示驱动电路（02）依序执行控制显示面板(M1)显示单色的第二画面和提前泄放电荷中的至少一种操作。如此，可以在供电电源信号(DVDD)的电位掉电至小于电位阈值进入常规XON之前，实现对电荷的提前泄放，从而确保有效释放像素中的残留电荷。

Description

显示装置及其面板驱动电路、电荷泄放方法
本公开要求于2022年5月16日提交的申请号为202210527893.X、发明名称为“显示装置及其面板驱动电路、电荷泄放方法”的中国专利申请的优先权，其全部内容通过引用结合在本公开中。
技术领域
本公开涉及显示技术领域，特别涉及一种显示装置及其面板驱动电路、电荷泄放方法。
背景技术
液晶显示(liquid crystal display，LCD)面板中，由像素电极和公共电极形成的像素电容在显示过程中会存储电荷。经测试，若在LCD面板停止显示(即，关机)后一定时长内，像素电容中依然残留电荷，则会导致LCD面板出现残影。
基于此，通常在LCD面板关机时，会控制LCD面板中各个像素包括的薄膜晶体管(thin film transistor，TFT)同时开启一定时长，以对像素电容存储的电荷进行泄放，防止LCD面板出现残影，该功能一般称为XON(out all on)。目前，XON过程可以概括如下：LCD面板关机后，供电电源端提供的供电电源信号的电位掉电至电位阈值时，栅极驱动器在时序控制器的控制下，拉高传输至像素的栅极驱动信号的电位，使得像素中的TFT开启，从而泄放电荷。
发明内容
本公开实施例提供了一种显示装置及其面板驱动电路、电荷泄放方法，所述技术方案如下：
一方面，提供了一种面板驱动电路，应用于显示装置中，所述显示装置包括：显示面板和位于所述显示面板上的多个像素，所述像素包括：晶体管；所述面板驱动电路包括：
面板控制电路和显示驱动电路，所述面板控制电路分别与供电电源端和所述显示驱动电路耦接，所述显示驱动电路还用于与所述多个像素耦接；
所述面板控制电路用于：若监测到所述显示面板开机，则基于所述供电电源端提供的第一电位的供电电源信号，向所述显示驱动电路传输第一显示驱动信号；以及，若监测到所述显示面板关机，则在所述供电电源信号的电位从第一电位掉电至小于电位阈值之前，向所述显示驱动电路依序传输下述信号中的至少一种目标信号：第二显示驱动信号和电荷泄放信号；
所述显示驱动电路用于：基于所述第一显示驱动信号驱动所述多个像素发光，以使所述显示面板显示多帧第一画面；基于所述第二显示驱动信号驱动所述多个像素发光，以使所述显示面板显示至少一帧第二画面；基于所述电荷泄放信号控制所述多个像素中的晶体管开启，以泄放所述多个像素中的电荷；其中，所述第二画面与所述第一画面不同，且所述第二画面为单色画面。
可选的，若所述显示面板的显示模式为常黑显示模式，则所述第二画面为黑色画面；
若所述显示面板的显示模式为常白显示模式，则所述第二画面为白色画面。
可选的，所述显示驱动电路用于：基于所述第二显示驱动信号，驱动所述多个像素发光，以使所述显示面板显示偶数帧第二画面；且，每相邻两帧第二画面的极性相反。
可选的，所述显示驱动电路用于：基于所述第二显示驱动信号，驱动所述多个像素发光，以使所述显示面板显示两帧第二画面。
可选的，所述显示装置还包括：主机端；
所述面板控制电路还用于与所述主机端耦接，并用于接收所述主机端传输的控制信号，以及基于所述控制信号确定所述显示面板的工作状态；其中，所述控制信号处于第一电位用于指示所述显示面板处于开机状态，所述控制信号处于第二电位用于指示所述显示面板处于关机状态，且在所述显示面板关机时，所述控制信号的电位由第一电位跳变为第二电位先于所述供电电源信号掉电；
所述面板控制电路还用于若基于所述控制信号确定所述显示面板关机，则向所述显示驱动电路传输所述目标信号。
可选的，所述控制信号为所述主机端向所述面板控制电路传输的显示输入信号，所述面板控制电路还用于基于所述显示输入信号生成所述第一显示驱动信号。
可选的，所述控制信号为所述主机端基于监测到的所述显示面板工作状态 生成的信号。
可选的，所述显示装置还包括：位于所述显示面板一侧的背光源；
所述面板控制电路还用于监测所述背光源的发光状态，并基于所述背光源的发光状态确定所述显示面板的工作状态；其中，所述背光源处于发光状态用于指示所述显示面板处于开机状态，所述背光源处于不发光状态用于指示所述显示面板处于关机状态，且在所述显示面板关机时，所述背光源由发光状态切换为不发光状态先于所述供电电源信号掉电；
所述面板控制电路还用于若基于所述背光源的发光状态确定所述显示面板关机，则向所述显示驱动电路传输所述目标信号。
可选的，所述面板控制电路包括：发光侦测子电路，时序控制器，电平转换器和开关子电路；
所述发光侦测子电路位于所述背光源的一侧，且分别与下拉电源端和所述时序控制器的输入接口耦接，所述发光侦测子电路用于若侦测到所述背光源发光，则控制所述下拉电源端与所述时序控制器的输入接口导通，若侦测到所述背光源不发光，则控制所述下拉电源端与所述时序控制器的输入接口断开耦接；
所述时序控制器的输入接口还与所述供电电源端耦接，所述时序控制器的输出接口与所述开关子电路的控制端耦接，所述时序控制器用于基于所述下拉电源端向所述输入接口传输的下拉电源信号，向所述开关子电路的控制端传输导通信号，以及基于所述供电电源端向所述输入接口传输的供电电源信号，向所述开关子电路的控制端传输关断信号；
所述开关子电路的输入端与所述供电电源端耦接，所述开关子电路的输出端分别与所述下拉电源端和所述电平转换器耦接，所述开关子电路用于响应于所述导通信号，控制所述供电电源端与所述电平转换器导通，以及响应于所述关断信号，控制所述下拉电源端与所述电平转换器导通；
所述电平转换器还与所述显示驱动电路耦接，所述电平转换器用于基于所述下拉电源端传输的下拉电源信号，向所述显示驱动电路传输所述目标信号，以及基于所述供电电源端传输的供电电源信号，向所述显示驱动电路传输所述第一显示驱动信号。
可选的，所述发光帧侧子电路为：光电转化二极管；所述开关子电路包括：开关晶体管；
所述光电转化二极管的输入端与所述下拉电源端耦接，所述光电转化二极管的输出端与所述时序控制器的输入接口耦接；
所述时序控制器的输出接口与所述开关晶体管的栅极耦接，所述开关晶体管的第一极与所述供电电源端耦接，所述开关晶体管的第二极与所述下拉电源端耦接。
可选的，所述面板控制电路还包括：
串联于所述供电电源端与所述时序控制器的输入接口之间的第一电阻；
串联于所述供电电源端与所述时序控制器的输出接口之间的第二电阻；
以及，串联于所述下拉电源端与所述开关子电路的输出端之间的第三电阻。
可选的，所述多个像素阵列排布，所述显示驱动电路包括：栅极驱动器和源极驱动器；
所述栅极驱动器通过多条栅线与所述多个像素耦接，并用于基于所述第一显示驱动信号和所述第二显示驱动信号，向所述多个像素逐行传输栅极驱动信号，以及基于所述电荷泄放信号，向所述多个像素中的晶体管传输开启信号；
所述源极驱动器通过多条数据线与所述多个像素耦接，并用于基于所述第一显示驱动信号和所述第二显示驱动信号，向所述多个像素传输数据信号，且所述源极驱动器基于所述第一显示驱动信号向所述多个像素传输的数据信号与基于所述第二显示驱动信号向所述多个像素传输的数据信号不同；
所述多个像素用于响应于所述栅极驱动信号和所述数据信号发光，且所述多个像素中的晶体管用于响应于所述开启信号开启。
可选的，所述面板控制电路还用于：若监测到所述显示面板关机，则在所述供电电源信号的电位从第一电位掉电至小于所述电位阈值，且所述供电电源信号的电位大于第二电位之前，向所述显示驱动电路传输所述电荷泄放信号。
另一方面，提供了一种电荷泄放方法，应用于如上述方面所述的面板驱动电路包括的面板控制电路中；所述方法包括：
监测显示面板是否关机；
若监测到所述显示面板开机，则基于所耦接的供电电源端提供的第一电位的供电电源信号，向所耦接的显示驱动电路传输第一显示驱动信号；
若监测到所述显示面板关机，则在所述供电电源信号的电位从第一电位掉电至小于电位阈值之前，向所述显示驱动电路依序传输下述信号中的至少一种 目标信号：第二显示驱动信号和电荷泄放信号；
其中，所述第一显示驱动信号用于指示所述显示驱动电路驱动所述多个像素发光，以使所述显示面板显示多帧第一画面，所述第二显示驱动信号用于指示所述显示驱动电路驱动所述多个像素发光，以使所述显示面板显示至少一帧第二画面；所述电荷泄放信号用于指示所述显示驱动电路控制所述多个像素中的晶体管开启，以泄放所述多个像素中的电荷；所述第二画面与所述第一画面不同，且所述第二画面为单色画面。
又一方面，提供了一种显示装置，所述显示装置包括：显示面板，位于所述显示面板上的多个像素，以及如上述方面所述的面板驱动电路；
所述面板驱动电路与所述多个像素耦接，所述面板驱动电路用于驱动所述多个像素发光，且用于控制所述多个像素中的电荷进行泄放。
附图说明
为了更清楚地说明本公开实施例中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本公开的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1是本公开实施例提供的一种泄放电荷的等效电路图；
图2是本公开实施例提供的一种泄放电荷的等效时序图；
图3是本公开实施例提供的一种并联电容的电路示意图；
图4是本公开实施例提供的一种指示XON时间的等效仿真图；
图5是本公开实施例提供的另一种指示XON时间的等效仿真图；
图6是本公开实施例提供的又一种指示XON时间的等效仿真图；
图7是本公开实施例提供的一种显示装置的结构示意图；
图8是本公开实施例提供的一种面板驱动电路的结构示意图；
图9是本公开实施例提供的一种显示驱动电路的结构示意图；
图10是本公开实施例提供的一种包括输入电源、输入信号和背光信号的时序图；
图11是本公开实施例提供的一种关机插帧的信号时序图；
图12是本公开实施例提供的一种关机插帧的信号仿真图；
图13是本公开实施例提供的一种提前泄放电荷和关机插帧的时序图；
图14是本公开实施例提供的一种主机端向时序控制器传输控制信号的示意图；
图15是本公开实施例提供的另一种提前泄放电荷和关机插帧的时序图；
图16是图15所示时序图的仿真图；
图17是本公开实施例提供的一种包括输入电源、输入信号、背光信号和XAO信号的时序图；
图18是本公开实施例提供的一种面板控制电路的结构示意图；
图19是本公开实施例提供的另一种面板控制电路的结构示意图；
图20是本公开实施例提供的一种电荷泄放的方法流程图；
图21是本公开实施例提供的另一种显示装置的结构示意图。
具体实施方式
为了使本公开的目的、技术方案和优点更加清楚，下面将结合附图对本公开实施方式作进一步地详细描述。
参考图1，LCD面板中的每个像素通常包括相对设置的像素电极，公共电极VCOM，以及位于像素电极和公共电极VCOM之间的液晶。且，像素电极和公共电极VCOM还可以形成像素电容。液晶可以在像素电极和公共电极VCOM的压差作用下偏转，从而使得显示面板发光。以及，每个像素通常还包括晶体管TFT。晶体管TFT的栅(gate)极G可以与gate扫描线，即栅线耦接(即，电连接)。晶体管TFT的源(source)极S可以与数据(Data)线耦接。晶体管TFT的漏(drain)极D可以与像素电极耦接。晶体管TFT可以响应于栅线上有效电位的栅极驱动信号开启，且可以响应于栅线上无效电位的栅极驱动信号关断。在晶体管TFT开启时，其源极S耦接的数据线提供的数据信号即可以经晶体管TFT的漏极D传输至像素电极，以为像素电极充电，进而驱动液晶偏转。
因像素电容的存在，在LCD面板显示过程中，难免会存储电荷。若在LCD面板关机一定时长后，还未充分泄放电荷，则易导致显示面板出现残影以及电荷残留长期作用而造成的画闪抖动问题。基于此，结合背景技术中记载可知，可以采用XON功能，以泄放像素电容中存储的电荷。顾名思义，XON功能是指在显示面板关机时，打开显示面板中所有像素包括的晶体管，以将电荷泄放 出来。结合图1和图2，对XON功能介绍如下：
参考图1可以看出，目前的面板驱动电路中包括电平转换器(level shift，L/S)，该电平转换器L/S可以分别与电源端VGH和电源端VGL耦接，且还可以用于接收XAO信号。电源端VGH提供的电源信号的电位大于电源端VGL提供的电源信号的电位，即电源端VGH提供的电源信号的电位为高电位，电源端VGL提供的电源信号的电位为低电位。结合背景技术和图1可知，该XAO信号其实是采用分压电阻对供电电源端DVDD提供的供电电源信号分压处理后得到的。相应的，在显示面板关机后，XAO信号的电位会随着供电电源信号的电位下降而下降。基于此，通常会在电平转换器L/S中预先设置一个XAO信号的电压准位，也可以称为设定门槛电压。在栅极驱动信号的有效电位为高电位的场景下，当XAO信号的电位下降至设定门槛电压以下时，可以触发电平转换器L/S基于所耦接的电源端VGH提供的电源信号，将栅极驱动信号(称为gate output)拉高后，再传输至栅线，从而控制所有像素中的TFT同时开启，实现电荷泄放，完成XON功能。泄放电荷其实相当于将像素电极上的电压快速中和至等于公共电极VCOM上的公共电压，确保像素电极和公共电极VCOM之间无压差，不造成直流(direct circuit，DC)偏置。
需要说明的是，因栅线通常是与栅极驱动器耦接，以接收来自栅极驱动器的栅极驱动信号，故电平转换器L/S其实是经栅极驱动器与栅线间接耦接。即，电平转换器L/S是将栅极驱动器向栅线传输的栅极驱动信号拉高。以及，电平转换器L/S通常还与时序控制器耦接，以将时序控制器生成的各类驱动信号进行电平转换后，再传输至对应的驱动电路(如，栅极驱动器)。图1仅示意性的示出一个像素。
但是，在LCD面板关机后，电源端VGH提供的电源信号的电位也会随供电电源端DVDD提供的供电电源信号的电位下降而下降。在VGH提供的电源信号的电位下降至小于Vuvlo时，栅线上的栅极驱动信号即无法确保晶体管TFT开启，此时，XON停止。如此，导致XON的时间较短，无法有效泄放电荷。
例如，参考图2，其设定的预设门槛电压为1.2伏特(V)，XON功能仅可以在XAO信号的电位小于1.2V，且VGH提供的电源信号的电位小于Vuvlo之前执行，时间较短。此外，图2还示出了电源端VGL提供的电源信号，时序控制器生成的开启信号STV1、时钟信号CKx和电源信号VGP1，以及经电平转换 器L/S转换后的开启信号STV1、时钟信号CKx和电源信号VGP1等信号的时序。参考图2可以看出，在完成XON后，电平转换器L/S还会基于电源端VGL提供的电源信号，将转换后的开启信号STV1、时钟信号CKx和电源信号VGP1统一拉低。即，图2所示的Follow VGL。同样的，电平转换器L/S可以是基于电源端VGH提供的电源信号，将转换后的开启信号STV1、时钟信号CKx和电源信号VGP1统一拉高。即，图2所示的Follow VGH。
为此，参考图3，目前还会在电源端VGH上并联足够多的电容，以使LCD面板关机后，电源端VGH提供的电源信号的电位可以下降的慢一些，从而间接达到延长XON时间的目的。以105寸LCD面板为例，在并联10颗22微法(μF)的片式多层陶瓷电容器(multi-layer ceramic capacitors，MLCC)后，参考图4，实测LCD面板关机后XON的时间约为230毫秒(ms)，这一时长无法满足电荷的有效泄放，会造成LCD面板在多次开机关机后出现严重的画闪问题。参考图5，再继续增加21颗22μF的MLCC(见图3中虚线框所示部分)后，测试得到XON时间可以延长至950ms，可以满足电荷的有效泄放。但是，这就意味着需要在显示装置中增加21颗大容量MLCC，即增加较多电容，成本较大，且摆放位置受限。并且，因还需要确保在开机瞬间，为显示面板供电的电源电路的驱动能力满足所有电容的瞬间抽载，故进一步为生产成本带来了巨大负担。
再者，对于一些特殊显示产品，如采用COG封装技术制造的大尺寸LCD面板而言，因高度集成化，故供电电源端DVDD的供电负载较大，关机后，电位下降的也较快。在此基础上，是无法通过增加电容来保证XON时间足够长，使得电荷有效泄放的。COG封装技术是指：将显示面板中的各类器件直接集成于玻璃基板上的一种封装技术，英文全称为：chip on glass。
例如，对于采用COG封装技术制造的21.45英寸LCD面板而言，供电电源端DVDD提供的供电电源信号的电位通常要达到3.3V。在该LCD面板关机后，XAO信号的电位下降至2.8V(即，预设门槛电压为2.8V)时，即可触发开启XON。在XAO信号的电位再继续下降至2V后，XON即停止。即便在增加电容的基础上，参考图6，也最多将XON时间维持在约8ms左右，实测该LCD面板关机后在该8ms时间内是无法将电荷泄放干净的。
需要说明的是，图4至图6中，STV信号是指LCD显示装置中，时序控制器生成的开启信号，用于驱动LCD显示装置中的栅极驱动器工作。GOUT信号 是指栅极驱动器的输出信号。SOUT是指LCD显示装置中，源极驱动器的输出信号。CLK是指时序控制器输出的时钟信号。VDDIN是指给供电电源端DVDD供电所提供的电源信号。LVDS是指LCD显示装置中，主机端给时序控制器输出的显示输入信号，以供时序控制器控制栅极驱动器和源极驱动器的工作。
为此，本公开实施例提供了一种面板驱动电路，可以应用于显示装置中。该面板驱动电路的设置，可以使得无需额外增加电容，即实现关机后电荷的有效泄放，成本较低，泄放效果较好。尤其适用于无法通过外围增加电容来增加XON时间的显示产品。
参考图7，显示装置10可以包括：显示面板M1和位于显示面板M1上的多个像素P1，像素P1可以包括：晶体管TFT(图7未示出)。像素P1的结构可以参考图1，在此不再赘述。
参考图8，面板驱动电路00可以包括：面板控制电路01和显示驱动电路02。结合图7和图8，面板控制电路01分别与供电电源端DVDD和显示驱动电路02耦接。显示驱动电路02还用于与多个像素P1耦接(图8未示出)。
其中，面板控制电路01用于：若监测到显示面板M1开机，则基于供电电源端DVDD提供的第一电位的供电电源信号，向显示驱动电路02传输第一显示驱动信号。以及，若监测到显示面板M1关机，则在供电电源信号的电位从第一电位掉电至小于电位阈值之前，向显示驱动电路02依序传输下述信号中的至少一种目标信号：第二显示驱动信号和电荷泄放信号。依序传输是指：在目标信号包括第二显示驱动信号和电荷泄放信号时，先传输第二显示驱动信号，再传输电荷泄放信号。当然，在一些实施例中，也可以仅向显示驱动电路02传输第二显示驱动信号或电荷泄放信号。
显示驱动电路02用于：基于第一显示驱动信号驱动多个像素P1发光，以使显示面板M1显示多帧第一画面。基于第二显示驱动信号驱动多个像素P1发光，以使显示面板M1显示至少一帧第二画面。基于电荷泄放信号控制多个像素P1中的晶体管TFT开启，以泄放多个像素P1中的电荷。
其中，第二画面与第一画面不同。如，第一画面可以为显示面板开机状态下所需显示的正常画面，如彩色画面。第二画面为单色画面。
因显示面板显示画面的颜色通常由像素P1的显示灰阶决定，像素P1的显示灰阶又由数据线提供的数据信号决定，即由向像素电极充电的信号决定。故， 通过在显示面板M1关机后，向显示驱动电路02传输第二显示驱动信号，以使得显示面板M1显示至少一帧单色画面，可以通过灵活设置第二画面的颜色(如设置第二画面的颜色与显示面板的显示模式对应的颜色相同)，即灵活设置像素电极上电位的大小，使得在XON之前，像素电极和公共电极VCOM的压差尽可能的接近，换言之，将向像素电极提供的电压快速拉至公共电极VCOM提供的公共电压附近，减小像素电极与公共电极VCOM间的偏置电压，确保残漏电荷较少。之后再进行XON的话，因残留电荷已因显示第二画面最小化，故仅需较短的XON时间即可有效泄放电荷，进而无需增加较多电容来延长XON时间。面板控制电路01和显示驱动电路02相互配合，以控制显示面板M1显示至少一帧第二画面的操作也可以称为：关机插帧(可以称为泄放帧)操作。
相对于相关技术，因本公开实施例是在显示面板M1关机后，供电电源端DVDD提供的供电电源信号掉电至电位阈值(也可以认为是XAO信号的电位小于预设门槛电压)之前，控制多个像素P1中的晶体管TFT开启，泄放多个像素P1中的电荷。故，面板控制电路01和显示驱动电路02相互配合，以在显示面板M1关机后，泄放多个像素P1中的电荷的操作也可以称为提前XON操作。之后，再于XAO信号的电位小于预设门槛电压之后，进入常规XON，则可以确保电荷的有效释放。整个XON的时间等于提前XON时间+常规XON时间。
结合上述实施例记载可知，若面板控制电路01向显示驱动电路02传输的目标信号包括：依序传输的第二显示驱动信号和电荷泄放信号。则显示驱动电路02可以在显示面板M1关机后，先执行关机插帧操作，再执行提前XON操作。若面板控制电路01向显示驱动电路02传输的目标信号仅包括第二显示驱动信号，则显示驱动电路02可以在显示面板M1关机后，仅执行关机插帧操作。若面板控制电路-01向显示驱动电路02传输的目标信号仅包括电荷泄放信号，则显示驱动电路02可以在显示面板M1关机后，仅执行提前XON操作。
综上所述，本公开实施例提供了一种面板驱动电路，该面板驱动电路包括面板控制电路和显示驱动电路。面板驱动电路包括面板控制电路和显示驱动电路。在显示面板关机时，面板控制电路能够在供电电源信号的电位掉电至小于电位阈值之前，依序向显示驱动电路传输显示驱动信号和电荷泄放信号中的至少一种，以使得显示驱动电路依序执行控制显示面板显示单色的第二画面和提前泄放电荷中的至少一种操作。如此，可以在供电电源信号的电位掉电至小于 电位阈值进入常规XON之前，实现对电荷的提前泄放，从而确保有效释放像素中的残留电荷。
图9是本公开实施例提供的再一种面板驱动电路的结构示意图。结合图7和图9可以看出，显示面板M1包括的多个像素P1可以阵列排布，即按行列排布。显示驱动电路02可以包括：栅极驱动器021和源极驱动器022。
栅极驱动器021可以通过多条栅线G1与多个像素P1耦接，并用于基于第一显示驱动信号和第二显示驱动信号，向多个像素P1逐行传输栅极驱动信号，即上述实施例记载的GOUT信号。以及栅极驱动器021可以基于电荷泄放信号，向多个像素P1中的晶体管TFT传输开启信号，该开启信号可以认为是有效电位的栅极驱动信号。
源极驱动器022可以通过多条数据线与多个像素P1耦接，并用于基于第一显示驱动信号和第二显示驱动信号，向多个像素P1传输数据信号。即上述实施例记载的SOUT信号。
需要说明的是，源极驱动器022基于第一显示驱动信号向多个像素P1传输的数据信号与基于第二显示驱动信号向多个像素P1传输的数据信号不同，从而确保显示的第一画面和第二画面不同。多个像素P1可以用于响应于栅极驱动信号和数据信号发光，多个像素P1中的晶体管TFT可以用于响应于开启信号开启。
可选的，显示装置一般还可以包括主机端和背光源(Backlight)。主机端可以分别与本公开实施例记载的面板控制电路01和背光源耦接。
其中，主机端可以用于基于待显示画面向面板控制电路01传输显示输入信号(Interface Signal)。如，该显示输入信号可以为图6所示时序图中的低电压差分(low-voltage differential signaling，LVDS)。面板控制电路01可以用于基于该显示输入信号生成第一显示驱动信号，从而控制显示驱动电路02可靠驱动显示面板M1显示第一画面。该第一画面即为基于显示输入信号生成的画面。以及，主机端还可以用于向背光源提供背光信号，以启亮背光或关闭背光。
以高电位指示传输信号，低电位指示停止传输信号为例，结合图10所示时序图可以看出，在显示面板开机处于工作状态时：输入电源(Power Supply)可以向供电电源端DVDD传输供电电源信号，以为供电电源端DVDD充电。主机端可以向面板控制电路01传输显示输入信号，以驱动显示面板M1正常显示画 面。以及，主机端可以向背光源提供背光信号，以启亮背光，使得显示面板M1正常显示。在显示面板关机处于非工作状态时：输入电源可以停止向供电电源端DVDD传输供电电源信号，即停止向供电电源端DVDD供电。主机端可以停止向面板控制电路01传输显示输入信号。以及，主机端可以停止向背光源提供背光信号，以关闭背光。
并且，参考图10还可以看出，在显示面板M1由关机进入开机状态时，输入电源先给供电电源端DVDD充电，在将供电电源端DVDD由0.1V充电至0.9V(见图10所示的t1阶段)，显示面板M1开始准备显示。再经t2阶段之后，主机端开始向面板控制电路01传输显示输入信号。再经t5阶段之后，主机端开始向背光源提供背光信号，从而启亮背光。此时，显示面板M1开始正常显示画面。在显示面板由开机进入关机状态时，主机端先停止向背光源提供背光，经t6阶段之后，主机端再停止向面板控制电路01传输显示输入信号。再之后，输入电源才停止向供电电源端DVDD供电。在t3阶段之后，供电电源端DVDD的电位下降至0.9DVDD(即，电位阈值)，此时可以开始进入常规XON操作，直至供电电源端DVDD的电位下降至0.1DVDD为止，XON结束。t4阶段为本次关机到下一次开机时，输入电源向供电电源端DVDD的供电情况。换言之，显示面板M1开机时，输入电源先开始为供电电源端DVDD供电。再然后，主机端开始提供输入电源信号。最后，主机端才开始控制背光启亮。显示面板M1关机时，主机端先控制背光关闭。再然后，主机端再停止提供显示输入信号。最后，输入电源才停止为供电电源端DVDD供电。
需要说明的是，即使是异常断电关机，输入电源方面，因印刷电路板(printed circuit board assembly，PCBA)上保持电容的存在，会使得输入电源为供电电源端DVDD提供的电源信号缓慢下降，面板控制电路01还能持续工作一段时间。而背光则会因为电压稍微下降到背光启亮所需电压就马上关闭，远先于面板控制电路停止工作。面板控制电路01至少包括时序控制器(timer control，TCON)，这里提到的面板控制电路01均可以是指其包括的时序控制器TCON。
结合图10可知，目前通常是在t3阶段之后再进入XON，称为常规XON。而在本公开实施例中，可以充分利用常规XON之前的时间，提前泄放电荷。如，可以在t3阶段或t6阶段时，即执行关机插帧操作和/或提前XON操作。在t3阶段之后，再进入常规XON，则可以确保对电荷的有效泄放。
可选的，若显示面板M1的显示模式为常黑显示模式，则第二画面可以为黑色画面。若显示面板M1的显示模式为常白显示模式，则第二画面可以为白色画面。其中，常黑显示模式常见于平面方向转换(in-plane-switching，IPS)或高级超维场转换技术(advanced super dimension switch，ADS)类显示面板。常白显示模式常见于扭曲向列型(twisted nematic，TN)类显示面板。
其中，黑色画面对应的数据信号可以为L0，白色画面对应的数据信号可以为L255。示例的，以第二画面为黑色画面为例，图11示出了一种信号时序图。其中示出显示输入信号LVDS，供电电源端DVDD提供的供电电源信号，栅极驱动器021输出的栅极驱动信号GOUT，源极驱动器022输出的源极驱动信号SOUT，以及公共电极VCOM上的公共电压。参考图11可以看出，在常规XON启动之前，且在停止输出显示输入信号LVDS之后，面板控制电路01可以向显示驱动电路02传输第二显示驱动信号，以使显示驱动电路02包括的栅极驱动器021继续传输栅极驱动信号，显示驱动电路02包括的源极驱动器022继续传输数据信号，且传输的数据信号为L0，实现黑色画面的插帧显示。在进入常规XON之前，可以停止关机插帧操作。
可选的，在本公开实施例中，显示驱动电路02可以用于：基于第二显示驱动信号，驱动多个像素P1发光，以使显示面板M1显示偶数帧第二画面。且，每相邻两帧第二画面的极性相反，如此还可以确保极性平衡，确保显示面板M1的显示效果较好。
其中，极性相反可以是指针对每个像素P1，相邻两帧中，该像素P1包括的像素电极和公共电极VCOM的压差相等，但其中一帧像素电极上的电位大于公共电极VCOM上的公共电压(可以称为正极性)，另一帧像素电极上的电位小于公共电极VCOM上的公共电压(可以称为负极性)。结合上述实施例记载，因像素P1中的晶体管TFT是将数据线提供的数据信号传输至像素电极，以为像素电极充电，故像素电极上的电位可以等效为数据信号的电位。即，相邻两帧中，每个像素P1耦接的数据线传输的数据信号的电位不同，其中一帧传输的数据信号的电位大于公共电极VCOM上的公共电压，另一帧传输的数据信号的电位大于公共电极VCOM上的公共电压，从而确保显示面板可靠显示第二画面。
例如，显示驱动电路02可以用于基于第二显示驱动信号，驱动多个像素P1发光，以使显示面板M1显示两帧第二画面，该两帧第二画面的极性恰好相反。 图12以插入两帧黑色画面为例，示出了一种关机插帧的仿真图。
结合上述实施例记载可知，在关机插帧后，像素P1中的残留电荷可以被最小化。之后，再进入常规XON，则可以实现对电荷的有效泄放。在此基础上，可以增加较少的电容或是不增加电容来控制常规XON的时间，即可达到充分泄放电荷的目的。示例的，以21.45英寸的ADS显示产品为例，关机插入两帧黑色画面后，即可使得像素中残留电荷被最小化，驱动显示黑色画面的数据信号L0的电位基本接近于地端GND提供的信号的电位。由此可知，关机插帧操作尤其适用于公共电极VCOM上的公共电压在0V附近的场景。
可选的，如上述实施例记载，面板控制电路01还可以用于与主机端耦接，并用于接收主机端传输的控制信号，以及基于控制信号确定显示面板M1的工作状态。其中，控制信号处于第一电位可以用于指示显示面板M1处于开机状态，控制信号处于第二电位可以用于指示显示面板M1处于关机状态，且在显示面板M1关机时，控制信号的电位由第一电位跳变为第二电位可以先于供电电源信号掉电。面板控制电路01还用于若基于控制信号确定显示面板M1关机，则向显示驱动电路02传输目标信号。
即，在本公开实施例中，在供电电源信号的电位小于电位阈值之前，面板控制电路01可以在基于主机端提供的控制信号确定显示面板关机时，即立刻控制显示驱动电路02执行关机插帧操作和/或提前XON操作。
作为一种可选的实现方式：该控制信号可以为主机端向面板控制电路01传输的显示输入信号LVDS。即，结合图10，面板控制电路01无需等待供电电源端DVDD提供的供电电源信号的电位下降，可以直接基于输入信号LVDS的时序触发XON。一旦主机端停止提供显示输入信号，则面板控制电路01立即向显示驱动电路02传输电荷泄放信号，以使显示驱动电路02控制所有像素P1中的晶体管TFT开启，提前泄放电荷。即，参考图10和图13，可以充分利用t3阶段做补充动作，实现电荷的提前泄放。之后，再进入常规XON，即可以进一步泄放电荷，最终确保将像素中存储的电荷充分泄放。
可选的，结合图11和图13，在提前XON之前，还可以先进行关机插帧操作，如结合图11所示的插两帧黑色画面。图13也分别示出了供电电源端DVDD提供的供电电源信号，显示输入信号LVDS，栅极驱动器021传输的栅极驱动信号GOUT，以及源极驱动器022传输的数据信号SOUT。
作为另一种可选的实现方式：控制信号可以为主机端基于监测到的显示面板M1工作状态生成的信号，可以称为Standby信号。即，结合图10，面板控制电路01无需等待供电电源端DVDD提供的供电电源信号的电位下降，可以直接基于Standby信号的时序触发XON。一旦Standby信号掉电，则面板控制电路01立即向显示驱动电路02传输电荷泄放信号，以使显示驱动电路02控制所有像素P1中的晶体管TFT开启，提前泄放电荷。之后，再进入常规XON，可以有效延长XON的总时间，确保有效泄放像素P1中的残留电荷。
例如，参考图14，其示出了21.45英寸的显示装置中，主机端与面板控制电路01包括的时序控制器TCON的连接示意图。从图14可以看出，主机端可以主动生成Standby信号，并通过对应引脚(也可以称为pin脚)传输至时序主控器TCON，以指示显示面板M1是否关机。
图15示出了一种包括Standby信号的信号时序图。结合图11和图15可以看出，Standby信号由高电位跳变为低电位可以先于供电电源端DVDD掉电，即Standby信号可以提前掉电。在基于Standby信号进入提前XON之前，可以先进行关机插帧操作，如结合图11所示的插两帧黑色画面。再然后，可以再进入提前XON，提前XON的时间可以约为32ms。图15也分别示出了供电电源端DVDD提供的供电电源信号，显示输入信号LVDS，栅极驱动器021传输的栅极驱动信号GOUT，以及源极驱动器022传输的数据信号SOUT。以图15为例，图16示出了一种在执行关机插帧和基于Standby信号提前XON的仿真图。
可选的，主机端监测显示面板M1工作状态的方法有多种。如，主机端可以基于接收到的关机指令确定显示面板M1关机，关机指令可以由用户手动触发显示面板生成或者也可以由用户采用语音控制生成，本公开实施例对此不做限定。
作为又一种可选的实现方式，面板控制电路01还可以用于监测背光源的发光状态，并基于背光源的发光状态确定显示面板M1的工作状态。其中，背光源处于发光状态用于指示显示面板M1处于开机状态，背光源处于不发光状态用于指示显示面板M1处于关机状态，且在显示面板M1关机时，背光源由发光状态切换为不发光状态先于供电电源信号掉电。在此基础上，可以确定上述实施例记载的Standby信号或XAO信号可以由面板控制电路01基于背光源的发光状态生成，相应的，主机端即无需向面板控制电路01传输Standby信号。
以及，面板控制电路01还用于若基于背光源的发光状态确定显示面板M1 关机，则向显示驱动电路02传输目标信号。
即，在本公开实施例中，在供电电源信号的电位小于电位阈值之前，面板控制电路01可以在监测到背光源关闭后，立刻控制显示驱动电路02执行关机插帧操作和/或提前XON操作。结合上述实施例记载可知，在显示面板关机后，背光源是最先被关断的，如此，可以进一步确保电荷的有效泄放。
示例的，结合图10和图17，一旦背光源关断，即主机端停止向背光源提供背光信号，Standby信号或XAO信号即立刻由高电位跳变至低电位发生掉电。此时，面板控制电路01可以直接向显示驱动电路02传输目标信号，以使显示驱动电路02执行关机插帧和/或提前XON操作。
可选的，参考图18，面板控制电路01除包括时序控制器TCON之外，还可以包括：发光侦测子电路011，电平转换器L/S和开关子电路012。
其中，发光侦测子电路011可以位于背光源的一侧，且分别与下拉电源端(如，地端GND)和时序控制器TCON的输入接口P1耦接。发光侦测子电路011可以用于若侦测到背光源发光(即，显示面板开机)，则控制下拉电源端GND与时序控制器TCON的输入接口P1导通。此时，下拉电源端GND提供的下拉电源信号即可以传输至时序控制器TCON的输入接口P1。若侦测到背光源不发光(即，显示面板关机)，则控制下拉电源端GND与时序控制器TCON的输入接口P1断开耦接。
时序控制器TCON的输入接口P1还可以与供电电源端DVDD耦接，时序控制器TCON的输出接口P2可以与开关子电路012的控制端耦接。时序控制器TCON可以用于基于下拉电源端GND向输入接口P1传输的下拉电源信号，向开关子电路012的控制端传输导通信号，以及基于供电电源端DVDD向输入接口传输的供电电源信号，向开关子电路012的控制端传输关断信号。需要说明的是，在发光侦测子电路011控制下拉电源端GND与时序控制器TCON的输入接口P1断开耦接时，供电电源端DVDD提供的供电电源信号即可以可靠传输至时序控制器TCON的输入接口P1。
开关子电路012的输入端可以与供电电源端DVDD耦接，开关子电路012的输出端可以分别与下拉电源端GND和电平转换器L/S耦接。开关子电路012可以用于响应于导通信号，控制供电电源端DVDD与电平转换器L/S导通，此时，供电电源端DVDD提供的供电电源信号即可以传输至电平转换器L/S。以 及开关子电路012可以用于响应于关断信号，控制下拉电源端GND与电平转换器L/S导通。此时，下拉电源端GND提供的下拉电源信号即可以传输至电平转换器L/S。
电平转换器L/S还可以与显示驱动电路02耦接(图中未示出)。电平转换器L/S可以用于基于下拉电源端GND传输的下拉电源信号，向显示驱动电路02传输目标信号，即传输第二显示驱动信号和/或电荷泄放信号，从而实现关机插帧和/或提前泄放电荷的目的。以及电平转换器L/S可以基于供电电源端DVDD传输的供电电源信号，向显示驱动电路02传输第一显示驱动信号，以使得显示驱动电路02基于第一显示驱动信号可靠控制显示面板M1正常显示第一画面。
即，在本公开实施例中，一旦发光侦测子电路011监测到背光源停止发光，则立即向电平转换器L/S传输低电位的Standby信号或XAO信号，以控制电平转换器L/S将栅极驱动器021传输的栅极驱动信号的电位均拉高，使得像素中的所有TFT开启，实现电荷的提前泄放。当然，同上述实施例记载，该低电位的Standby信号或XAO信号也可以控制电平转换器L/S向显示驱动电路02传输第二显示驱动信号，以进入关机插帧操作。
图19示出了另一种面板控制电路的结构示意图。如图19所示，发光侦测子电路011可以为：光电转化二极管ZD1。开关子电路012可以包括：开关晶体管TR1。
其中，光电转化二极管ZD1的输入端可以与下拉电源端GND耦接，光电转化二极管ZD1的输出端可以与时序控制器TCON的输入接口P1耦接。在背光开启时，光电转化二极管ZD1可以导通，从而控制下拉电源端GND与时序控制器TCON的输入接口P1导通。在背光关闭时，光电转化二极管ZD1可以关断，从而控制下拉电源端GND与时序控制器TCON的输入接口P1断开耦接。
时序控制器TCON的输出接口P2可以与开关晶体管TR1的栅极耦接，开关晶体管TR1的第一极可以与供电电源端DVDD耦接，开关晶体管TR1的第二极与下拉电源端GND耦接。即，开关晶体管TR1的栅极可以为开关子电路012的控制端，开关晶体管TR1的第一极可以为开关子电路012的输入端，开关晶体管TR1的第二极可以为开关子电路012的输出端。开关晶体管TR1的第一极和第二极中，一极可以为源极，另一极可以为漏极。
可选的，在本公开实施例中，开关晶体管TR1可以为P型晶体管。对于P 型晶体管而言，导通信号的电位可以为低电位，关断信号的电位可以为高电位。当然，在一些其他实施例中，开关晶体管TR1也可以为N型晶体管。对于N型晶体管而言，导通信号的电位可以为高电位，关断信号的电位可以为低电位。
继续参考图18和图19可以看出，面板控制电路01还可以包括：串联于供电电源端DVDD与时序控制器TCON的输入接口P1之间的第一电阻R1。串联于供电电源端DVDD与时序控制器TCON的输出接口P2之间的第二电阻R2。以及，串联于下拉电源端GND与开关子电路012的输出端之间的第三电阻R3。
时序控制器TCON的输入接口P1一般为上升沿触发有效。在此基础上，结合图19，对面板控制电路01的工作原理介绍如下：
参考图17，因显示面板开机后，在时序上，输入电源Power Supply最先启动，给供电电源端DVDD充电。供电电源端DVDD准备好后(即，所提供供电电源信号的电位达到0.9DVDD时)，时序控制器TCON可以完成初始化。此时，时序控制器TCON的输出接口P2可以输出低电位的导通信号，相应的，开关晶体管TR1导通。供电电源端DVDD提供的高电位的供电电源信号经开关晶体管TR1的第一极传输至开关晶体管TR1的第二极。即，此时Standby信号或XAO信号的电位为高电位。电平转换器L/S可以基于该高电位的Standby信号或XAO信号，控制显示驱动电路02开始工作，使得显示面板能够正常开机。
继续参考图17，在t2阶段+t5阶段之后，主机端向背光源提供背光信号，控制背光启亮。此时，光电转化二极管ZD1可以导通，进而使得时序控制器TCON的输入接口P1与下拉电源端GND可靠耦接。相应的，下拉电源端GND提供的低电位的下拉电源信号可以传输至时序控制器TCON的输入接口P1。因时序控制器TCON的输入接口P1为上升沿触发有效，故时序控制器TCON此时不进行任何处理，其输出接口P2依然输出低电位的导通信号，相应的，开关晶体管TR1保持导通状态，Standby信号或XAO信号的电位维持为高电位，显示面板正常显示。
继续参考图17，在显示面板关机时，相对于输入电源Power Supply和显示输入信号LVDS，背光最先关闭。此时，光电转化二极管ZD1关断，进而使得时序控制器TCON的输入接口P1与下拉电源端GND断开耦接。相应的，供电电源端DVDD提供的高电位的供电电源信号会传输至时序控制器TCON的输入接口P1，即将时序控制器TCON的输入接口P1由之前的低电位拉高至高电位。 因时序控制器TCON的输入接口P1为上升沿触发有效，故时序控制器TCON的输出接口P2相应的会输出高电位的关断信号，开关晶体管TR1关断。开关晶体管TR1的第二极会由第三电阻R3下拉至下拉电源端GND，开关晶体管TR1的第二极输出的Standby信号或XAO信号的电位跳变为低电位的下拉电源信号。从而触发电平转换器L/S提前开启XON。
结合上述实施例记载可知，本公开实施例记载的面板控制电路01还可以用于：若监测到显示面板M1关机，则在供电电源信号的电位从第一电位掉电至小于电位阈值，且供电电源信号的电位大于第二电位之前，向显示驱动电路02传输电荷泄放信号。即，在关机插帧和/或提前XON之后，还进入常规XON，确保电荷的有效泄放。
结合上述实施例记载可知，本公开实施例提供了多种控制时序，多种控制时序可以任意组合，以实现电荷的有效泄放。如，参考图11，其示出的是一种关机插帧的时序。参考图13，其示出的是一种基于显示输入信号进行关机插帧和提前XON的时序。参考图15，其示出的是一种基于Standby信号进行关机插帧和提前XON的时序。该Standby信号可以由主机端生成并传输至面板控制电路01，或者也可以由面板控制电路01监测背光工作状态直接生成。本公开实施例记载的方案尤其适用于无法通过增加电容来延长常规XON时间的特殊情况。经测试验证，在21.45英寸的COG封装技术制造的竖屏显示产品中，使用关机插帧和提前XON的方式，可以有效泄放电荷，解决电荷残留带来的画闪问题。
综上所述，本公开实施例提供了一种面板驱动电路，该面板驱动电路包括面板控制电路和显示驱动电路。面板驱动电路包括面板控制电路和显示驱动电路。在显示面板关机时，面板控制电路能够在供电电源信号的电位掉电至小于电位阈值之前，依序向显示驱动电路传输显示驱动信号和电荷泄放信号中的至少一种，以使得显示驱动电路依序执行控制显示面板显示单色的第二画面和提前泄放电荷中的至少一种操作。如此，可以在供电电源信号的电位掉电至小于电位阈值进入常规XON之前，实现对电荷的提前泄放，从而确保有效释放像素中的残留电荷。
图20是本公开实施例提供的一种电荷泄放方法的流程图，该方法可以应用于上述附图所示的面板驱动电路包括的面板控制电路01中。如图20所示，该 方法包括：
步骤2001、监测显示面板是否关机。
步骤2002、若监测到显示面板开机，则基于所耦接的供电电源端提供的第一电位的供电电源信号，向所耦接的显示驱动电路传输第一显示驱动信号。
步骤2003、若监测到显示面板关机，则在供电电源信号的电位从第一电位掉电至小于电位阈值之前，向显示驱动电路依序传输下述信号中的至少一种目标信号：第二显示驱动信号和电荷泄放信号。
其中，第一显示驱动信号用于指示显示驱动电路驱动多个像素发光，以使显示面板显示多帧第一画面，第二显示驱动信号用于指示显示驱动电路驱动多个像素发光，以使显示面板显示至少一帧第二画面。电荷泄放信号用于指示显示驱动电路控制多个像素中的晶体管开启，以泄放多个像素中的电荷。第二画面与第一画面不同，且第二画面为单色画面。
综上所述，本公开实施例提供了一种电荷泄放方法。该方法中，在显示面板关机时，面板控制电路能够在供电电源信号的电位掉电至小于电位阈值之前，依序向显示驱动电路传输显示驱动信号和电荷泄放信号中的至少一种，以使得显示驱动电路依序执行控制显示面板显示单色的第二画面和提前泄放电荷中的至少一种操作。如此，可以在供电电源信号的电位掉电至小于电位阈值进入常规XON之前，实现对电荷的提前泄放，从而确保有效释放像素中的残留电荷。
需要说明的是，上述步骤2001至步骤2003的具体实现方法可以参考装置侧实施例记载，在此不再赘述。
图21是本公开实施例提供的一种显示装置的结构示意图。如图21所示，该显示装置包括：显示面板M1，位于显示面板M1上的多个像素P1(图21未示出)，以及如上述附图所示的面板驱动电路00。
其中，面板驱动电路00可以与多个像素P1耦接，面板驱动电路00可以用于驱动多个像素P1发光，且用于控制多个像素P1中的电荷进行泄放。
可选的，该显示装置可以为：LCD显示装置、手机、平板电脑、电视机和显示器等任何具有显示功能的产品或部件。
本公开的实施方式部分使用的术语仅用于对本公开的实施例进行解释，而非旨在限定本公开。除非另作定义，本公开的实施方式使用的技术术语或者科 学术语应当为本公开所属领域内具有一般技能的人士所理解的通常意义。
例如，本公开实施例中使用的“第一”、“第二”或者“第三”以及类似的词语并不表示任何顺序、数量或者重要性，而只是用来区分不同的组成部分。
同样，“一个”或者“一”等类似词语也不表示数量限制，而是表示存在至少一个。
“包括”或者“包含”等类似的词语意指出现在“包括”或者“包含”前面的元件或者物件涵盖出现在“包括”或者“包含”后面列举的元件或者物件及其等同，并不排除其他元件或者物件。
“上”、“下”、“左”或者“右”等仅用于表示相对位置关系，当被描述对象的绝对位置改变后，则所述相对位置关系也可能相应地改变。
“和/或”，表示可以存在三种关系，例如，A和/或B，可以表示：单独存在A，同时存在A和B，单独存在B这三种情况。字符“/”一般表示前后关联对象是一种“或”的关系。
以上所述仅为本公开的可选实施例，并不用以限制本公开，凡在本公开的精神和原则之内，所作的任何修改、等同替换、改进等，均应包含在本公开的保护范围之内。

Claims (15)

  1. 一种面板驱动电路，应用于显示装置中，所述显示装置包括：显示面板和位于所述显示面板上的多个像素，所述像素包括：晶体管；所述面板驱动电路包括：
    面板控制电路和显示驱动电路，所述面板控制电路分别与供电电源端和所述显示驱动电路耦接，所述显示驱动电路还用于与所述多个像素耦接；
    所述面板控制电路用于：若监测到所述显示面板开机，则基于所述供电电源端提供的第一电位的供电电源信号，向所述显示驱动电路传输第一显示驱动信号；以及，若监测到所述显示面板关机，则在所述供电电源信号的电位从第一电位掉电至小于电位阈值之前，向所述显示驱动电路依序传输下述信号中的至少一种目标信号：第二显示驱动信号和电荷泄放信号；
    所述显示驱动电路用于：基于所述第一显示驱动信号驱动所述多个像素发光，以使所述显示面板显示多帧第一画面；基于所述第二显示驱动信号驱动所述多个像素发光，以使所述显示面板显示至少一帧第二画面；基于所述电荷泄放信号控制所述多个像素中的晶体管开启，以泄放所述多个像素中的电荷；其中，所述第二画面与所述第一画面不同，且所述第二画面为单色画面。
  2. 根据权利要求1所述的面板驱动电路，其中，若所述显示面板的显示模式为常黑显示模式，则所述第二画面为黑色画面；
    若所述显示面板的显示模式为常白显示模式，则所述第二画面为白色画面。
  3. 根据权利要求1所述的面板驱动电路，其中，所述显示驱动电路用于：基于所述第二显示驱动信号，驱动所述多个像素发光，以使所述显示面板显示偶数帧第二画面；且，每相邻两帧第二画面的极性相反。
  4. 根据权利要求3所述的面板驱动电路，其中，所述显示驱动电路用于：基于所述第二显示驱动信号，驱动所述多个像素发光，以使所述显示面板显示两帧第二画面。
  5. 根据权利要求1至4任一所述的面板驱动电路，其中，所述显示装置还包括：主机端；
    所述面板控制电路还用于与所述主机端耦接，并用于接收所述主机端传输的控制信号，以及基于所述控制信号确定所述显示面板的工作状态；其中，所述控制信号处于第一电位用于指示所述显示面板处于开机状态，所述控制信号处于第二电位用于指示所述显示面板处于关机状态，且在所述显示面板关机时，所述控制信号的电位由第一电位跳变为第二电位先于所述供电电源信号掉电；
    所述面板控制电路还用于若基于所述控制信号确定所述显示面板关机，则向所述显示驱动电路传输所述目标信号。
  6. 根据权利要求5所述的面板驱动电路，其中，所述控制信号为所述主机端向所述面板控制电路传输的显示输入信号，所述面板控制电路还用于基于所述显示输入信号生成所述第一显示驱动信号。
  7. 根据权利要求5所述的面板驱动电路，其中，所述控制信号为所述主机端基于监测到的所述显示面板工作状态生成的信号。
  8. 根据权利要求1至4任一所述的面板驱动电路，其中，所述显示装置还包括：位于所述显示面板一侧的背光源；
    所述面板控制电路还用于监测所述背光源的发光状态，并基于所述背光源的发光状态确定所述显示面板的工作状态；其中，所述背光源处于发光状态用于指示所述显示面板处于开机状态，所述背光源处于不发光状态用于指示所述显示面板处于关机状态，且在所述显示面板关机时，所述背光源由发光状态切换为不发光状态先于所述供电电源信号掉电；
    所述面板控制电路还用于若基于所述背光源的发光状态确定所述显示面板关机，则向所述显示驱动电路传输所述目标信号。
  9. 根据权利要求8所述的面板驱动电路，其中，所述面板控制电路包括：发光侦测子电路，时序控制器，电平转换器和开关子电路；
    所述发光侦测子电路位于所述背光源的一侧，且分别与下拉电源端和所述 时序控制器的输入接口耦接，所述发光侦测子电路用于若侦测到所述背光源发光，则控制所述下拉电源端与所述时序控制器的输入接口导通，若侦测到所述背光源不发光，则控制所述下拉电源端与所述时序控制器的输入接口断开耦接；
    所述时序控制器的输入接口还与所述供电电源端耦接，所述时序控制器的输出接口与所述开关子电路的控制端耦接，所述时序控制器用于基于所述下拉电源端向所述输入接口传输的下拉电源信号，向所述开关子电路的控制端传输导通信号，以及基于所述供电电源端向所述输入接口传输的供电电源信号，向所述开关子电路的控制端传输关断信号；
    所述开关子电路的输入端与所述供电电源端耦接，所述开关子电路的输出端分别与所述下拉电源端和所述电平转换器耦接，所述开关子电路用于响应于所述导通信号，控制所述供电电源端与所述电平转换器导通，以及响应于所述关断信号，控制所述下拉电源端与所述电平转换器导通；
    所述电平转换器还与所述显示驱动电路耦接，所述电平转换器用于基于所述下拉电源端传输的下拉电源信号，向所述显示驱动电路传输所述目标信号，以及基于所述供电电源端传输的供电电源信号，向所述显示驱动电路传输所述第一显示驱动信号。
  10. 根据权利要求9所述的面板驱动电路，其中，所述发光帧侧子电路为：光电转化二极管；所述开关子电路包括：开关晶体管；
    所述光电转化二极管的输入端与所述下拉电源端耦接，所述光电转化二极管的输出端与所述时序控制器的输入接口耦接；
    所述时序控制器的输出接口与所述开关晶体管的栅极耦接，所述开关晶体管的第一极与所述供电电源端耦接，所述开关晶体管的第二极与所述下拉电源端耦接。
  11. 根据权利要求9所述的面板驱动电路，其中，所述面板控制电路还包括：
    串联于所述供电电源端与所述时序控制器的输入接口之间的第一电阻；
    串联于所述供电电源端与所述时序控制器的输出接口之间的第二电阻；
    以及，串联于所述下拉电源端与所述开关子电路的输出端之间的第三电阻。
  12. 根据权利要求1至11任一所述的面板驱动电路，其中，所述多个像素阵列排布，所述显示驱动电路包括：栅极驱动器和源极驱动器；
    所述栅极驱动器通过多条栅线与所述多个像素耦接，并用于基于所述第一显示驱动信号和所述第二显示驱动信号，向所述多个像素逐行传输栅极驱动信号，以及基于所述电荷泄放信号，向所述多个像素中的晶体管传输开启信号；
    所述源极驱动器通过多条数据线与所述多个像素耦接，并用于基于所述第一显示驱动信号和所述第二显示驱动信号，向所述多个像素传输数据信号，且所述源极驱动器基于所述第一显示驱动信号向所述多个像素传输的数据信号与基于所述第二显示驱动信号向所述多个像素传输的数据信号不同；
    所述多个像素用于响应于所述栅极驱动信号和所述数据信号发光，且所述多个像素中的晶体管用于响应于所述开启信号开启。
  13. 根据权利要求1至12任一所述的面板驱动电路，其中，所述面板控制电路还用于：若监测到所述显示面板关机，则在所述供电电源信号的电位从第一电位掉电至小于所述电位阈值，且所述供电电源信号的电位大于第二电位之前，向所述显示驱动电路传输所述电荷泄放信号。
  14. 一种电荷泄放方法，应用于如权利要求1至13任一所述的面板驱动电路包括的面板控制电路中；所述方法包括：
    监测显示面板是否关机；
    若监测到所述显示面板开机，则基于所耦接的供电电源端提供的第一电位的供电电源信号，向所耦接的显示驱动电路传输第一显示驱动信号；
    若监测到所述显示面板关机，则在所述供电电源信号的电位从第一电位掉电至小于电位阈值之前，向所述显示驱动电路依序传输下述信号中的至少一种目标信号：第二显示驱动信号和电荷泄放信号；
    其中，所述第一显示驱动信号用于指示所述显示驱动电路驱动所述多个像素发光，以使所述显示面板显示多帧第一画面，所述第二显示驱动信号用于指示所述显示驱动电路驱动所述多个像素发光，以使所述显示面板显示至少一帧第二画面；所述电荷泄放信号用于指示所述显示驱动电路控制所述多个像素中的晶体管开启，以泄放所述多个像素中的电荷；所述第二画面与所述第一画面 不同，且所述第二画面为单色画面。
  15. 一种显示装置，所述显示装置包括：显示面板，位于所述显示面板上的多个像素，以及如权利要求1至13任一所述的面板驱动电路；
    所述面板驱动电路与所述多个像素耦接，所述面板驱动电路用于驱动所述多个像素发光，且用于控制所述多个像素中的电荷进行泄放。
PCT/CN2023/092492 2022-05-16 2023-05-06 显示装置及其面板驱动电路、电荷泄放方法 WO2023221789A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202210527893.X 2022-05-16
CN202210527893.XA CN114724525B (zh) 2022-05-16 2022-05-16 显示装置及其面板驱动电路、电荷泄放方法

Publications (2)

Publication Number Publication Date
WO2023221789A1 true WO2023221789A1 (zh) 2023-11-23
WO2023221789A9 WO2023221789A9 (zh) 2024-01-04

Family

ID=82230439

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2023/092492 WO2023221789A1 (zh) 2022-05-16 2023-05-06 显示装置及其面板驱动电路、电荷泄放方法

Country Status (2)

Country Link
CN (1) CN114724525B (zh)
WO (1) WO2023221789A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114724525B (zh) * 2022-05-16 2023-08-08 福州京东方光电科技有限公司 显示装置及其面板驱动电路、电荷泄放方法

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140042614A (ko) * 2012-09-28 2014-04-07 엘지디스플레이 주식회사 유기발광 표시장치와 그 잔상 소거 방법
CN104021758A (zh) * 2014-05-30 2014-09-03 京东方科技集团股份有限公司 一种驱动电路及有机电致发光显示装置
CN108121094A (zh) * 2017-12-12 2018-06-05 深圳市华星光电技术有限公司 一种液晶显示面板的关机放电方法及电路
CN108538267A (zh) * 2018-04-20 2018-09-14 昆山龙腾光电有限公司 驱动电路和液晶显示装置
CN109817137A (zh) * 2017-11-20 2019-05-28 京东方科技集团股份有限公司 一种移位寄存器电路、其驱动方法及相关装置
CN112735346A (zh) * 2020-12-30 2021-04-30 昆山龙腾光电股份有限公司 关机控制电路、关机控制方法及显示装置
CN112992097A (zh) * 2021-03-31 2021-06-18 昆山龙腾光电股份有限公司 驱动方法、驱动电路及显示装置
CN113436587A (zh) * 2021-06-22 2021-09-24 昆山龙腾光电股份有限公司 调控电路
CN114724525A (zh) * 2022-05-16 2022-07-08 福州京东方光电科技有限公司 显示装置及其面板驱动电路、电荷泄放方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101777320B (zh) * 2010-01-27 2012-02-01 友达光电（苏州）有限公司 残影消除电路、显示器及电子装置
CN102237051B (zh) * 2010-04-23 2012-12-26 北京京东方光电科技有限公司 驱动电路及其驱动方法和液晶显示器
CN201673657U (zh) * 2010-06-04 2010-12-15 北京京东方光电科技有限公司 液晶显示器的栅极驱动装置
JP2012022160A (ja) * 2010-07-15 2012-02-02 Sharp Corp 液晶表示装置及び表示制御方法
CN102867491B (zh) * 2012-09-03 2014-12-10 京东方科技集团股份有限公司 一种液晶面板驱动电路及方法、显示装置
CN104464673B (zh) * 2014-12-22 2017-06-13 南京中电熊猫液晶显示科技有限公司 显示装置及其控制方法、电路
CN107369419A (zh) * 2017-08-08 2017-11-21 昆山龙腾光电有限公司 液晶显示装置及其驱动方法
CN107564491B (zh) * 2017-10-27 2019-11-29 北京京东方显示技术有限公司 一种关机放电电路、驱动方法、驱动电路及显示装置
CN108231022B (zh) * 2018-01-05 2020-11-10 京东方科技集团股份有限公司 液晶显示装置的驱动电路及驱动方法、液晶显示装置
CN108257570B (zh) * 2018-02-09 2020-07-28 京东方科技集团股份有限公司 消除关机残影的控制电路、其控制方法及液晶显示装置
CN209000516U (zh) * 2018-11-23 2019-06-18 昆山龙腾光电有限公司 显示装置
CN109979375B (zh) * 2019-05-27 2019-08-16 南京中电熊猫平板显示科技有限公司 一种显示装置的关机控制电路及显示装置
CN214587964U (zh) * 2021-02-02 2021-11-02 昆山龙腾光电股份有限公司 液晶显示器

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140042614A (ko) * 2012-09-28 2014-04-07 엘지디스플레이 주식회사 유기발광 표시장치와 그 잔상 소거 방법
CN104021758A (zh) * 2014-05-30 2014-09-03 京东方科技集团股份有限公司 一种驱动电路及有机电致发光显示装置
CN109817137A (zh) * 2017-11-20 2019-05-28 京东方科技集团股份有限公司 一种移位寄存器电路、其驱动方法及相关装置
CN108121094A (zh) * 2017-12-12 2018-06-05 深圳市华星光电技术有限公司 一种液晶显示面板的关机放电方法及电路
CN108538267A (zh) * 2018-04-20 2018-09-14 昆山龙腾光电有限公司 驱动电路和液晶显示装置
CN112735346A (zh) * 2020-12-30 2021-04-30 昆山龙腾光电股份有限公司 关机控制电路、关机控制方法及显示装置
CN112992097A (zh) * 2021-03-31 2021-06-18 昆山龙腾光电股份有限公司 驱动方法、驱动电路及显示装置
CN113436587A (zh) * 2021-06-22 2021-09-24 昆山龙腾光电股份有限公司 调控电路
CN114724525A (zh) * 2022-05-16 2022-07-08 福州京东方光电科技有限公司 显示装置及其面板驱动电路、电荷泄放方法

Also Published As

Publication number Publication date
CN114724525A (zh) 2022-07-08
CN114724525B (zh) 2023-08-08
WO2023221789A9 (zh) 2024-01-04

Similar Documents

Publication Publication Date Title
US10181290B2 (en) Display device and method of driving the same
US10210835B2 (en) Gate driver on array circuit and driving method thereof, and display device
TWI406240B (zh) Liquid crystal display and its control method
KR101931335B1 (ko) 액정표시장치의 레벨 시프터
US8432343B2 (en) Liquid crystal display device and driving method thereof
TWI540564B (zh) A drive control device, a display device including the same, and a drive control method
US8325173B2 (en) Control method for eliminating deficient display and a display device using the same and driving circuit using the same
TWI405176B (zh) 放電電路及具有其之顯示裝置
US20080117158A1 (en) Liquid crystal display device and method of driving the same
KR101963381B1 (ko) 전기영동 표시장치
TWI462082B (zh) 一電泳顯示裝置之穩定期控制
US11263945B2 (en) Driving method of display panel, driving circuit and display device
KR20100056145A (ko) 액정표시장치
WO2023221789A1 (zh) 显示装置及其面板驱动电路、电荷泄放方法
WO2020259450A1 (zh) 防闪屏电路及方法、用于显示面板的驱动电路、显示装置
US8773413B2 (en) Liquid crystal display panel, liquid crystal display device, and gate driving method of liquid crystal display panel
JP2007094016A (ja) 表示駆動装置
US10283065B2 (en) Display device and driving method thereof
TWI391904B (zh) 用於一液晶顯示器提升畫面品質的電子裝置及其相關方法及液晶顯示器
CN114842796B (zh) 显示驱动电路及显示装置
WO2020097989A1 (zh) 显示面板的跨压补偿方法、显示面板和显示装置
KR102283377B1 (ko) 표시장치와 그 게이트 구동 회로
KR101117983B1 (ko) 액정표시장치 및 이의 구동방법
KR101619324B1 (ko) 액정표시장치 및 그 구동방법
US11763746B1 (en) Display panel, method for driving the same, and display apparatus

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 23806741

Country of ref document: EP

Kind code of ref document: A1