WO2023207187A1 - 上位机唤醒方法、装置、系统、电子设备及存储介质 - Google Patents

上位机唤醒方法、装置、系统、电子设备及存储介质 Download PDF

Info

Publication number
WO2023207187A1
WO2023207187A1 PCT/CN2022/142717 CN2022142717W WO2023207187A1 WO 2023207187 A1 WO2023207187 A1 WO 2023207187A1 CN 2022142717 W CN2022142717 W CN 2022142717W WO 2023207187 A1 WO2023207187 A1 WO 2023207187A1
Authority
WO
WIPO (PCT)
Prior art keywords
host computer
wake
serial input
communication module
waveform
Prior art date
Application number
PCT/CN2022/142717
Other languages
English (en)
French (fr)
Inventor
刘奔
Original Assignee
深圳市广和通无线股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市广和通无线股份有限公司 filed Critical 深圳市广和通无线股份有限公司
Publication of WO2023207187A1 publication Critical patent/WO2023207187A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
    • H04W52/02—Power saving arrangements
    • H04W52/0209—Power saving arrangements in terminal devices
    • H04W52/0225—Power saving arrangements in terminal devices using monitoring of external events, e.g. the presence of a signal
    • G—PHYSICS
    • G08—SIGNALLING
    • G08C—TRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS
    • G08C17/00—Arrangements for transmitting signals characterised by the use of a wireless electrical link
    • G08C17/02—Arrangements for transmitting signals characterised by the use of a wireless electrical link using a radio link
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W76/00—Connection management
    • H04W76/10—Connection setup
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks

Definitions

  • the present disclosure generally relates to the field of communication technology, and more specifically to methods, devices, systems, electronic equipment and storage media for waking up a host computer.
  • communication modules are increasingly used in various industries.
  • communication modules are usually set to a low power consumption mode.
  • both the host computer and the communication module are in low power consumption mode or sleep state.
  • the communication module When the communication module generates unsolicited result code (URC) data in the sleep state, it notifies the host computer to enter the wake-up state from the sleep state and sends the URC data so that the host computer receives the URC data.
  • URC unsolicited result code
  • the communication module notifies the host computer to wake up, the host computer may not wake up successfully for some reasons. At this time, the host computer cannot receive the URC data sent by the communication module, so there is data loss. risks of.
  • the present disclosure relates to a host computer wake-up method, which is applied in a communication module.
  • the host computer wake-up method includes:
  • the wake-up waveform is used to wake up the host computer, and the host computer is connected to the communication module through the serial input and output pins;
  • sending the wake-up waveform to the host computer through the serial input and output pins includes:
  • the wake-up waveform is sent to the host computer through the serial output pin of the communication module and the serial input pin of the host computer connected to the serial output pin of the communication module.
  • determining whether the host computer wakes up based on whether the interrupt waveform sent by the host computer is received through the serial input and output pins includes:
  • sending the wake-up waveform to the host computer through the serial input and output pins includes:
  • Determining whether the host computer wakes up based on whether the interrupt waveform sent by the host computer is received through the serial input and output pins includes:
  • the method before sending the wake-up waveform to the host computer through the serial input and output pins, the method further includes:
  • the method of sending the wake-up waveform to the host computer through the serial input and output pins includes:
  • the wake-up waveform is sent to the host computer through the serial input and output pin.
  • the method further includes:
  • the method further includes:
  • the first driver of the communication module is notified to intercept data and cache the target data.
  • the present disclosure relates to a host computer wake-up method, which is applied to the host computer.
  • the host computer wake-up method includes:
  • the wake-up waveform sent by the communication module through the serial input and output pins, the wake-up waveform is used to wake up the host computer, and the host computer and the communication module are connected through the serial input and output pins;
  • the host computer determines whether to send an interrupt waveform to the communication module through the serial input and output pins, and whether to receive the target data sent by the communication module through the serial input and output pins. .
  • the present disclosure relates to a host computer wake-up device, which includes:
  • a sending module configured to send a wake-up waveform to a host computer through a serial input and output pin.
  • the wake-up waveform is used to wake up the host computer.
  • the host computer communicates with the communication module through the serial input and output pin. connect;
  • a first determination module configured to determine whether the host computer wakes up based on whether the interrupt waveform sent by the host computer is received through the serial input and output pin;
  • the second determination module is configured to determine whether to send target data to the host computer through the serial input and output pin according to whether the host computer wakes up.
  • the present disclosure relates to an awakened device.
  • the host computer awakening device is used to awaken the awakened device.
  • the awakened device includes:
  • a receiving module configured to receive a wake-up waveform sent by the communication module through a serial input and output pin.
  • the wake-up waveform is used to wake up the host computer.
  • the host computer and the communication module pass through the serial input and output. pin connection;
  • a first determination module configured to determine whether the host computer wakes up in response to the wake-up waveform
  • the second determination module is configured to determine whether to send an interrupt waveform to the communication module through the serial input and output pin and whether to receive the interrupt waveform through the serial input and output pin according to whether the host computer wakes up.
  • the target data sent by the communication module is configured to determine whether to send an interrupt waveform to the communication module through the serial input and output pin and whether to receive the interrupt waveform through the serial input and output pin according to whether the host computer wakes up.
  • the present disclosure relates to a host computer wake-up system, which includes a communication module and a host computer; wherein the communication module and the host computer are connected through serial input and output pins;
  • the communication module is configured to send a wake-up waveform to the host computer through the serial input and output pins, and the wake-up waveform is used to wake up the host computer; depending on whether it is received through the serial input and output pins to the interrupt waveform sent by the host computer, determine whether the host computer wakes up; determine whether to send target data to the host computer through the serial input and output pins according to whether the host computer wakes up; and
  • the host computer is configured to receive the wake-up waveform sent by the communication module through the serial input and output pin; in response to the wake-up waveform, determine whether the host computer is awake; according to whether the host computer is awake Wake up and determine whether to send an interrupt waveform to the communication module through the serial input and output pins, and whether to receive the target data sent by the communication module through the serial input and output pins.
  • the present disclosure relates to an electronic device, including a processor, a communication interface, a memory, and a communication bus, wherein the processor, the communication interface, and the memory complete communication with each other through the communication bus;
  • the memory is configured to store a computer program
  • the processor is configured to implement the host computer wake-up method described in the present disclosure when executing a program stored in the memory.
  • the present disclosure relates to a computer-readable storage medium on which a computer program is stored.
  • the computer program is executed by a processor, the steps of the host computer wake-up method described in the present disclosure are implemented.
  • the communication module sends a wake-up waveform to the host computer connected to the communication module through the serial input and output pins to wake up the host computer, and then, based on whether it receives To the interrupt waveform sent by the host computer, determine whether the host computer wakes up, and determine whether to send the target data to the host computer according to whether the host computer wakes up, so as to avoid the host computer not being able to receive the target data sent by the communication module when it is not awake, causing the target Data loss situations.
  • Figure 1 is a schematic flowchart 1 of a host computer wake-up method provided by an embodiment of the present disclosure
  • Figure 2 is a schematic diagram of determining whether a host computer wakes up based on whether an interrupt waveform is received according to an embodiment of the present disclosure
  • Figure 3 is a schematic flow chart 2 of a host computer wake-up method provided by an embodiment of the present disclosure
  • Figure 4 is a schematic flowchart three of a host computer wake-up method provided by an embodiment of the present disclosure
  • Figure 5 is a schematic diagram of a host computer wake-up system according to an embodiment of the present disclosure
  • Figure 6 is a schematic diagram of the connection between a host computer and a communication module according to an embodiment of the present disclosure
  • Figure 7 is a schematic diagram of a host computer wake-up process according to an embodiment of the present disclosure.
  • Figure 8 is a schematic diagram 1 of a host computer wake-up device provided by an embodiment of the present disclosure.
  • Figure 9 is a second schematic diagram of a host computer wake-up device according to an embodiment of the present disclosure.
  • FIG. 10 is a schematic structural diagram of an electronic device according to an embodiment of the present disclosure.
  • an embodiment of the present disclosure provides a host computer wake-up method, which is applied to the communication module. As shown in Figure 1, the host computer wakes up The method includes steps 101 to 103:
  • Step 101 Send the wake-up waveform to the host computer through the serial input and output pins;
  • Step 102 Determine whether the host computer wakes up based on whether the interrupt waveform sent by the host computer is received through the serial input and output pins;
  • Step 103 Determine whether to send target data to the host computer through the serial input and output pins according to whether the host computer wakes up.
  • the wake-up waveform is used to wake up the host computer.
  • the host computer is connected to the communication module through serial input and output pins.
  • the communication module sends the wake-up waveform to the host computer through its serial output pin and the serial input pin of the host computer connected to the serial output pin of the communication module. In this way, the communication module and the host computer send data to the host computer through the serial output pin of the communication module and the serial input pin of the host computer. At this time, there is no need to reserve a ring indicator (RI)/wakeup_out pin between the communication module and the host computer as a functional pin to wake up the host computer, reducing resource waste and improving the serial input and output pins. Foot reuse rate.
  • RI ring indicator
  • serial input and output pins may be general purpose input output (GPIO) pins or universal asynchronous receiver/transmitter (UART) pins.
  • GPIO general purpose input output
  • UART universal asynchronous receiver/transmitter
  • the communication module and the host computer are connected through serial input and output pins. Therefore, when the RI/wake_up pin is reserved, unnecessary waste of resources may occur. When waking up directly through the serial input and output pins, there is no need to reserve the RI/wake_up pin, thereby reducing the waste of pin resources and improving the reuse rate of the serial input and output pins.
  • the interrupt waveform sent by the host computer is received through the serial input pin of the communication module and the serial output pin of the host computer connected to the serial input pin of the communication module, Then confirm that the host computer wakes up.
  • the interrupt waveform sent by the host computer is not received through the serial input pin of the communication module and the serial input pin of the communication module, it is determined that the host computer has not woken up.
  • the communication module and the host computer receive the interrupt waveform sent by the host computer through the serial input pin of the communication module and the serial output pin of the host computer.
  • the communication module communicates with the host computer through serial input and output pins.
  • the wake-up waveform is sent to the host computer through the serial input and output pins within a preset time period, and in this step, the wake-up waveform is sent to the host computer through the serial input and output pins within the preset time period.
  • the pin receives the interrupt waveform sent by the host computer, it is determined that the host computer wakes up.
  • the interrupt waveform sent by the host computer is not received through the serial input and output pins within the preset time period, it is determined that the host computer has not woken up.
  • the preset time period may be predetermined or determined based on actual working conditions.
  • the communication module outputs URC data in a preset time period (interval) through the serial output pin. ) sends the wake-up waveform to the host computer and reports the URC event so that the corresponding URC data, that is, the target data, can be reported.
  • the interrupt waveform sent by the host computer is received through the serial input pin within this interval. Therefore, it can be determined that the host computer wakes up.
  • the communication module does not receive the interrupt waveform sent by the host computer through the serial input pin within the interval, it is determined that the host computer has not woken up.
  • the communication module When there is a need to communicate with the host computer, the communication module sends a wake-up waveform to the host computer to wake up the host computer, so that the host computer communicates with the communication module or with other devices through the communication module. Therefore, in some embodiments, before sending the wake-up waveform to the host computer through the serial input and output pins, the communication module obtains a wake-up message for requesting communication with the host computer through the communication module. Subsequently, the communication module The group responds to the wake-up message and sends the wake-up waveform to the host computer.
  • the communication module after receiving the wake-up message through the serial input and output pins and before sending the wake-up waveform to the host computer through the serial input and output pins, the communication module generates an interrupt message in response to the wake-up message, and The interrupt message is reported to the application interface module of the communication module, so that the application interface module performs a locking operation on the communication module.
  • the locking operation is used to keep the communication module awake. That is to say, by generating and reporting an interrupt message to the application interface module in response to the wake-up message, the communication module can be kept awake, so that the communication module can communicate normally with the awakened host computer.
  • the communication module after reporting the interrupt message to the application interface module of the communication module and before sending the wake-up waveform to the host computer, the communication module also notifies the first driver of the communication module to intercept data through the application interface module of the communication module. And cache the target data.
  • the first driver is a serial driver.
  • the first driver is a UART driver.
  • the host computer and the communication module are connected and communicate through UART.
  • the host computer when the host computer wakes up, it is determined to send the target data to the host computer through the serial input and output pins; when the host computer does not wake up, it is determined not to send the target data to the host computer, that is, it is determined not to send the target data to the host computer through the serial input and output pins.
  • the pin sends the target data to the host computer. In this way, it is possible to avoid sending target data to the host computer when the host computer is not awake, and avoid leakage of target data.
  • an embodiment of the present disclosure provides a host computer wake-up method, which is applied to the host computer. As shown in Figure 3, the host computer wake-up method Including step 301 to step 303:
  • Step 301 Receive the wake-up waveform sent by the communication module through the serial input and output pins;
  • Step 302 In response to the wake-up waveform, determine whether the host computer wakes up.
  • Step 303 Depending on whether the host computer wakes up, determine whether to send an interrupt waveform to the communication module through the serial input and output pins, and whether to receive the target data sent by the communication module through the serial input and output pins.
  • the wake-up waveform is used to wake up the host computer.
  • the host computer and the communication module are connected through serial input and output pins.
  • the communication between the host computer and the communication module is realized through the serial input and output pins, which will not be described in detail below.
  • the interrupt waveform since the interrupt waveform is generated after the host computer wakes up, it can indicate that the host computer wakes up. Therefore, if the host computer wakes up, it is determined to send an interrupt waveform to the communication module through the serial input and output pins to inform the communication module that the host computer wakes up. At this time, the host computer receives the target sent by the communication module through the serial input and output pins. data; if the host computer does not wake up, make sure not to send an interrupt waveform to the communication module, that is, do not send an interrupt waveform to the communication module through the serial input and output pins, or the host computer does not act. At this time, the host computer cannot receive communication data through the serial input and output pins, including the target data sent by the communication module.
  • the host computer receives the wake-up waveform from the serial output pin of the communication module through its serial input pin, and sends the interrupt waveform to the serial input pin of the communication module through its serial output pin. , receives the target data sent by the communication module through its serial input pin.
  • the host computer receives the wake-up waveform through the serial input and output pins within a preset time period, and after the host computer wakes up, sends an interrupt waveform through the serial input and output pins within the preset time period. to the communication module.
  • the host computer after the host computer receives the wake-up waveform and wakes up, it sends an interrupt waveform to the communication module, so that the communication module determines whether the host computer wakes up based on whether it receives the interrupt waveform, and in the communication module Determine that the host computer will receive the target data sent by the communication module after it wakes up, so that data can be transmitted when the host computer wakes up, to avoid the failure to receive the target data sent by the communication module when the host computer does not wake up, and avoid the loss of target data. .
  • an embodiment of the present disclosure provides a host computer wake-up method, which is applied in the host computer wake-up system.
  • the host computer The wake-up method includes steps 401 to 405:
  • Step 401 The communication module sends the wake-up waveform to the host computer through the serial input and output pins;
  • Step 402 The host computer responds to the wake-up waveform and determines that the host computer is awake, then executes step 403, and determines that the host computer is not awake, then no action is taken;
  • Step 403 The host computer sends an interrupt waveform to the communication module through the serial input and output pins;
  • Step 404 The communication module receives the interrupt waveform through the serial input and output pins, confirms that the host computer wakes up, and executes step 405; the communication module does not take action if it does not receive the interrupt waveform through the serial input and output pins; and
  • Step 405 The communication module sends the target data to the host computer through the serial input and output pins.
  • steps 401 to 405 reference may be made to the above embodiments and will not be described in detail here.
  • the host computer wake-up system includes a communication module and a host computer, where the communication module and the host computer Connect via serial input and output pins.
  • the serial output pin of the communication module is connected to the serial input pin of the host computer, and the serial input pin of the communication module is connected to the serial output pin of the host computer;
  • the communication module is configured to send a wake-up waveform for waking up the host computer to the host computer through the serial input and output pins; determine whether the host computer wakes up based on whether the interrupt waveform sent by the host computer is received through the serial input and output pins. ;Determine whether to send target data to the host computer through the serial input and output pins based on whether the host computer wakes up; and
  • the host computer is configured to receive the wake-up waveform sent by the communication module through the serial input and output pins; in response to the wake-up waveform, determine whether the host computer wakes up; based on whether the host computer wakes up, determine whether to send signals to the communication module through the serial input and output pins.
  • the group sends interrupt waveform, and whether to receive the target data sent by the communication module through the serial input and output pins.
  • the connection between the host and the communication modules is as shown in Figure 6.
  • the serial output pin UART_TXD of the communication module is connected to the serial input pin UART_RXD of the host computer
  • the serial input pin UART_RXD of the communication module is connected to the serial input pin UART_TXD of the communication module.
  • the communication module can be divided into kernel space and user space.
  • a URC event or URC event occurs.
  • an smd interrupt event occurs, the glink driver (glink_driver) and pm_pal layer functions are called, and the smd interrupt is reported through netlink.
  • the application interface module namely power management (power_manager).
  • the application interface module calls the pm_pal layer function and application layer through paths such as "/sys/power/wake_lock” and “/sys/power/wake_unlock”, which acts on the power module of the communication module and affects the communication
  • the module performs a locking operation to prevent the communication module from entering sleep state again.
  • the application interface module notifies the UART driver to intercept URC and cache the URC data.
  • the application interface module calls the pm_pal layer function to operate the power management driver (pm_driver) through a path such as "/dev/fibo_pm_config”, controls the serial output pin to output the wake-up waveform, and receives the interrupt waveform sent by the host computer through the serial input pin.
  • the serial input pin generates an interrupt waveform
  • the host computer has woken up, and the pm_pal layer function and the application layer are called to report the host computer wake-up event or the received interrupt waveform to the application interface module through netlink.
  • the application interface module notifies the UART driver to send the cached URC data, that is, to the awakened host computer.
  • the communication module can be embedded in the host computer.
  • the communication module and the host computer enter the low-power mode, or sleep state, at the same time. If the external device performs voice interaction with the communication module through an application, for example, and the communication module is awakened, at this time, the host computer needs to be notified to wake up and URC data.
  • the communication module receives the wake-up source, that is, after receiving the URC data, it outputs the wake-up waveform through the serial output pin to remind the host computer to wake up.
  • the host computer receives the wake-up waveform and inputs an interrupt waveform to the serial input pin of the communication module through the serial output pin of the host computer to inform the communication module that the host computer has been awakened.
  • the communication module detects that it has received the wake-up notification, that is, the interrupt waveform sent by the host computer, and sends the URC data so that the host computer receives the URC data when it is in the wake-up state to avoid URC data loss.
  • an embodiment of the present disclosure provides a host computer wake-up device.
  • the host computer wake-up device includes a sending module 801, a first determination module 802 and a second determination module 803;
  • the sending module 801 is configured to send the wake-up waveform to the host computer through the serial input and output pins.
  • the wake-up waveform is used to wake up the host computer, and the host computer and the communication module are connected through serial input and output pins;
  • the first determination module 802 is configured to determine whether the host computer wakes up based on whether the interrupt waveform sent by the host computer is received through the serial input and output pin;
  • the second determination module 803 is configured to determine whether to send target data to the host computer through the serial input and output pins according to whether the host computer wakes up.
  • an embodiment of the present disclosure provides an awakened device, and the host computer awakening device shown in FIG. 8 is used to wake up the awakened device.
  • the awakened device includes a receiving module 901, a first determining module 902 and a second determining module 903;
  • the receiving module 901 is configured to receive the wake-up waveform sent by the communication module through the serial input and output pins.
  • the wake-up waveform is used to wake up the host computer, and the host computer and the communication module are connected through serial input and output pins.
  • the first determination module 902 is configured to determine whether the host computer wakes up in response to the wake-up waveform.
  • the second determination module 903 is configured to determine whether to send an interrupt waveform to the communication module through the serial input and output pins and whether to receive target data sent by the communication module through the serial input and output pins according to whether the host computer wakes up.
  • an embodiment of the present disclosure provides an electronic device, including a processor 1001, a communication interface 1002, a memory 1003, and a communication bus 1004.
  • the processor 1001, the communication interface 1002, and the memory 1003 complete each other through the communication bus 1004. communication between
  • Memory 1003 configured to store computer programs
  • the processor 1001 is configured to implement the host computer wake-up method of the present disclosure when executing the program stored in the memory 1003.
  • the electronic device of the present disclosure may be a module capable of realizing communication functions or a terminal device including the module, etc.
  • the terminal device may be a mobile terminal or a smart terminal.
  • the mobile terminal can be at least one of a mobile phone, a tablet, a laptop, etc.;
  • the smart terminal can be a smart car, smart watch, shared bicycle, smart cabinet, etc. that contains a wireless communication module;
  • the module can be a wireless communication module. , such as any one of 2G communication module, 3G communication module, 4G communication module, 5G communication module, NB-IOT communication module, etc.
  • the electronic device is used to perform the host computer wake-up method as shown in Figure 1.
  • the electronic device of the present disclosure may be the above-mentioned host computer. At this time, the electronic device is used to perform the host computer wake-up method as shown in Figure 2.
  • An embodiment of the present disclosure also provides a computer-readable storage medium on which a computer program is stored.
  • the computer program is executed by a processor, the host computer wake-up method of the present disclosure is implemented.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Power Sources (AREA)

Abstract

公开了上位机唤醒方法、装置、系统、电子设备及存储介质。在某些实施方案中，上位机唤醒方法，应用于通信模组中，上位机唤醒方法包括：通过串行输入输出引脚发送唤醒波形给上位机，唤醒波形用于唤醒上位机，上位机通过串行输入输出引脚与通信模组连接；根据是否通过串行输入输出引脚接收到上位机发送的中断波形，确定上位机是否唤醒；以及根据上位机是否唤醒，确定是否通过串行输入输出引脚发送目标数据给上位机。

Description

上位机唤醒方法、装置、系统、电子设备及存储介质
相关申请的引用
本公开要求于2022年4月24日向中华人民共和国国家知识产权局提交的申请号为202210434416.9、发明名称为“上位机唤醒方法、装置、系统、电子设备及存储介质”的发明专利申请的全部权益，并通过引用的方式将其全部内容并入本公开。
领域
本公开大体上涉及通信技术领域，更具地体涉及上位机唤醒方法、装置、系统、电子设备及存储介质。
背景
随着第五代移动通信技术(5th generation mobile communication technology，5G)的发展，通信模组在各行各业的应用愈加广泛。为了节省电能，通信模组通常会设置有低功耗模式。上位机与通信模组之间没有数据交互时，上位机与通信模组均处于低功耗模式或者说是休眠状态。通信模组在休眠状态中产生主动结果码(unsolicited result code，URC)数据时，通知上位机从休眠状态进入唤醒状态，并将URC数据发出，以使得上位机接收到该URC数据。
但是，在上述过程中，通信模组虽然通知上位机唤醒，但上位机可能因为某些原因并未成功唤醒，此时，上位机无法接收到通信模组发出的URC数据，因此，存在数据丢失的风险。
概述
第一方面，本公开涉及上位机唤醒方法，应用于通信模组中，所 述上位机唤醒方法包括：
通过串行输入输出引脚发送唤醒波形给上位机，所述唤醒波形用于唤醒所述上位机，所述上位机通过所述串行输入输出引脚与所述通信模组连接；
根据是否通过所述串行输入输出引脚接收到所述上位机发送的中断波形，确定所述上位机是否唤醒；以及
根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚发送目标数据给所述上位机。
在某些实施方案中，所述通过串行输入输出引脚发送唤醒波形给上位机，包括：
通过所述通信模组的串行输出引脚，以及与所述通信模组的串行输出引脚连接的所述上位机的串行输入引脚，发送所述唤醒波形给所述上位机。
在某些实施方案中，所述根据是否通过所述串行输入输出引脚接收到所述上位机发送的中断波形，确定所述上位机是否唤醒，包括：
若通过所述通信模组的串行输入引脚，以及与所述通信模组的串行输入引脚连接的所述上位机的串行输出引脚，接收到所述上位机发送的中断波形，则确定所述上位机唤醒；
若通过所述通信模组的串行输入引脚，以及与所述通信模组的串行输入引脚连接的所述上位机的串行输出引脚，未接收到所述上位机发送的中断波形，则确定所述上位机未唤醒。
在某些实施方案中，所述通过串行输入输出引脚发送唤醒波形给上位机，包括：
在预设时间段内通过所述串行输入输出引脚发送所述唤醒波形给所述上位机；
所述根据是否通过所述串行输入输出引脚接收到所述上位机发送的中断波形，确定所述上位机是否唤醒，包括：
在所述预设时间段内通过所述串行输入输出引脚接收到所述上位 机发送的中断波形，则确定所述上位机唤醒；
在所述预设时间段内未通过所述串行输入输出引脚接收到所述上位机发送的中断波形，则确定所述上位机未唤醒。
在某些实施方案中，在所述通过串行输入输出引脚发送唤醒波形给上位机之前，所述方法还包括：
获取唤醒消息，所述唤醒消息用于请求通过所述通信模组与所述上位机进行通信；
所述通过串行输入输出引脚发送唤醒波形给上位机，包括：
响应于所述唤醒消息，通过所述串行输入输出引脚发送所述唤醒波形给所述上位机。
在某些实施方案中，在所述获取唤醒消息之后，在所述通过串行输入输出引脚发送唤醒波形给上位机之前，所述方法还包括：
响应于所述唤醒消息，生成中断消息并将所述中断消息上报至所述通信模组的应用接口模块，以使得所述应用接口模块对所述通信模组进行加锁操作，所述加锁操作用于使所述通信模组保持唤醒状态。
在某些实施方案中，在所述将所述中断消息上报至所述通信模组的应用接口模块之后，在发送唤醒波形给上位机之前，所述方法还包括：
通过所述通信模组的应用接口模块，通知所述通信模组的第一驱动进行数据拦截并缓存得到所述目标数据。
第二方面，本公开涉及上位机唤醒方法，应用于上位机中，所述上位机唤醒方法包括：
通过串行输入输出引脚接收通信模组发送的唤醒波形，所述唤醒波形用于唤醒所述上位机，所述上位机与所述通信模组通过所述串行输入输出引脚连接；
响应于所述唤醒波形，确定所述上位机是否唤醒；以及
根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚向所述通信模组发送中断波形，以及是否通过所述串行输入输出引脚 接收所述通信模组发送的目标数据。
第三方面，本公开涉及上位机唤醒装置，其包括：
发送模块，配置为通过串行输入输出引脚发送唤醒波形给上位机，所述唤醒波形用于唤醒所述上位机，所述上位机通过所述串行输入输出引脚与所述通信模组连接；
第一确定模块，配置为根据是否通过所述串行输入输出引脚接收到所述上位机发送的中断波形，确定所述上位机是否唤醒；以及
第二确定模块，配置为根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚发送目标数据给所述上位机。
第四方面，本公开涉及被唤醒装置，如第三方面所述的上位机唤醒装置用于唤醒该被唤醒装置，该被唤醒装置包括：
接收模块，配置为通过串行输入输出引脚接收通信模组发送的唤醒波形，所述唤醒波形用于唤醒所述上位机，所述上位机与所述通信模组通过所述串行输入输出引脚连接；
第一确定模块，配置为响应于所述唤醒波形，确定所述上位机是否唤醒；以及
第二确定模块，配置为根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚向所述通信模组发送中断波形，以及是否通过所述串行输入输出引脚接收所述通信模组发送的目标数据。
第五方面，本公开涉及上位机唤醒系统，其包括通信模组与上位机；其中，所述通信模组与所述上位机之间通过串行输入输出引脚连接；
所述通信模组，配置为通过所述串行输入输出引脚发送唤醒波形给所述上位机，所述唤醒波形用于唤醒所述上位机；根据是否通过所述串行输入输出引脚接收到所述上位机发送的中断波形，确定所述上位机是否唤醒；根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚发送目标数据给所述上位机；以及
所述上位机，配置为通过所述串行输入输出引脚接收所述通信模 组发送的所述唤醒波形；响应于所述唤醒波形，确定所述上位机是否唤醒；根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚向所述通信模组发送中断波形，以及是否通过所述串行输入输出引脚接收所述通信模组发送的目标数据。
第六方面，本公开涉及电子设备，包括处理器、通信接口、存储器和通信总线，其中，所述处理器、所述通信接口和所述存储器通过所述通信总线完成相互间的通信；
其中所述存储器，配置为存放计算机程序；
所述处理器，配置为执行存储器上所存放的程序时，实现本公开所述的上位机唤醒方法。
第七方面，本公开涉及计算机可读存储介质，其上存储有计算机程序，所述计算机程序被处理器执行时实现本公开所述的上位机唤醒方法的步骤。
在某些实施方案中，本公开的上位机唤醒方法，通信模组发送唤醒波形给通过串行输入输出引脚与通信模组相连接的上位机，以唤醒该上位机，随后，根据是否接收到上位机发送的中断波形，确定上位机是否唤醒，并根据上位机是否唤醒，确定是否发送目标数据给上位机，以避免上位机未唤醒时无法接收到通信模组发出的目标数据，导致目标数据丢失的情况。
附图简要说明
此处的附图被并入说明书中并构成本说明书的一部分，示出了符合本公开的实施例，并与说明书一起用于解释本公开的原理。
为了更清楚地说明本公开实施例的技术方案，下面将对实施例所需要使用的附图作简单地介绍，显而易见地，对于本领域普通技术人员而言，在不付出创造性劳动性的前提下，还可以根据这些附图获得其他的附图。
图1为本公开一实施例提供的上位机唤醒方法的流程示意图一；
图2为本公开一实施例提供的根据是否接收到中断波形确定上位机是否唤醒的示意图；
图3为本公开一实施例提供的上位机唤醒方法的流程示意图二；
图4为本公开一实施例提供的上位机唤醒方法的流程示意图三；
图5为本公开一实施例提供了上位机唤醒系统的示意图；
图6为本公开一实施例提供了上位机与通信模组的连接的示意图；
图7为本公开一实施例提供了上位机唤醒流程的示意图；
图8为本公开一实施例提供了上位机唤醒装置的示意图一；
图9为本公开一实施例提供了上位机唤醒装置的示意图二；以及
图10为本公开一实施例提供的电子设备的结构示意图。
详述
为使本公开实施例的目的、技术方案和优点更加清楚，下面将结合本公开实施例中的附图，对本公开实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例是本公开的一部分实施例，而不是全部的实施例。基于本公开中的实施例，本领域普通技术人员在没有做出创造性劳动的前提下所获得的所有其他实施例，都属于本公开保护的范围。
为了解决上位机唤醒失败无法接收到通信模组发出的数据导致数据丢失的问题，本公开一实施例提供了上位机唤醒方法，应用于通信模组中，如图1所示，该上位机唤醒方法包括步骤101至步骤103：
步骤101：通过串行输入输出引脚发送唤醒波形给上位机；
步骤102：根据是否通过串行输入输出引脚接收到上位机发送的中断波形，确定上位机是否唤醒；以及
步骤103：根据上位机是否唤醒，确定是否通过串行输入输出引脚发送目标数据给上位机。
在某些实施方案中，唤醒波形用于唤醒上位机。上位机通过串行输入输出引脚与通信模组连接。
在某些实施方案中，通信模组通过其串行输出引脚，以及与通信模组的串行输出引脚连接的上位机的串行输入引脚，发送唤醒波形给上位机。这样，通信模组与上位机之间通过通信模组的串行输出引脚和上位机的串行输入引脚，将数据发送给上位机。此时，通信模组与上位机之间无需预留振铃指示(ring indicator，RI)/唤醒输出(wakeup_out)引脚作为唤醒上位机的功能引脚，减少资源浪费，提高串行输入输出引脚的复用率。
在某些实施方案中，串行输入输出引脚可以是通用型输入输出(general purpose input output，GPIO)引脚，也可以是通用异步收发传输器(universal asynchronous receiver/transmitter，UART)引脚。
需要说明的是，通信模组与上位机之间本身就通过串行输入输出引脚连接，因此，在预留RI/wake_up引脚的情况下，可能会产生不必要的资源浪费。而直接通过串行输入输出引脚进行唤醒，可以不用预留RI/wake_up引脚，从而减少引脚资源的浪费，提高串行输入输出引脚的复用率。
在某些实施方案中，若通过通信模组的串行输入引脚，以及与通信模组的串行输入引脚连接的上位机的串行输出引脚，接收到上位机发送的中断波形，则确定上位机唤醒。相应的，若通过通信模组的串行输入引脚，以及通信模组的串行输入引脚，未接收到上位机发送的中断波形，则确定上位机未唤醒。
在某些实施方案中，通信模组与上位机之间通过通信模组的串行输入引脚和上位机的串行输出引脚，接收上位机发送的中断波形。也就是说，通信模组与上位机之间通过串行输入输出引脚进行通信。此时，通信模组与上位机之间无需预留RI/wakeup_out引脚作为唤醒上位机的功能引脚，减少资源浪费，提高串行输入输出引脚的复用率。
在某些实施方案中，上述步骤101中，在预设时间段内通过串行 输入输出引脚发送唤醒波形给上位机，且在本步骤中，在该预设时间段内通过串行输入输出引脚接收到上位机发送的中断波形，则确定上位机唤醒。相应的，在该预设时间段内未通过串行输入输出引脚接收到上位机发送的中断波形，则确定上位机未唤醒。
在某些实施方案中，预设时间段可以是预先确定的，也可以是根据实际工况确定的。
在某些实施方案中，如图2所示，通信模组在休眠状态中发生URC事件即产生URC数据后，如图2的TX所示，通过串行输出引脚在预设时间段(interval)发送唤醒波形给上位机，上报URC事件，以便上报相应的URC数据即目标数据。如图2的RX所示，通过串行输入引脚在该interval内接收到上位机发送的中断波形，因此，可以确定上位机唤醒。相应的，如果通信模组在该interval内未通过串行输入引脚接收到上位机发送的中断波形，则确定上位机未唤醒。
在存在与上位机通信的需求时，通信模组才发送唤醒波形给上位机，以唤醒上位机，使得上位机与通信模组或通过通信模组与其他设备进行通信。因此，在某些实施方案中，在通过串行输入输出引脚发送唤醒波形给上位机之前，通信模组获取用于请求通过该通信模组与上位机进行通信的唤醒消息，随后，通信模组响应于该唤醒消息，发送唤醒波形给上位机。
在某些实施方案中，通信模组在通过串行输入输出引脚接收到唤醒消息之后，且通过串行输入输出引脚发送唤醒波形给上位机之前，响应于唤醒消息，生成中断消息，并将该中断消息上报给通信模组的应用接口模块，以使得该应用接口模块对通信模组进行加锁操作。其中，该加锁操作用于使通信模组保持唤醒状态。也就是说，通过响应于唤醒消息生成并上报中断消息给应用接口模块，可使得通信模组保持唤醒状态，使得通信模组可以与唤醒后的上位机进行正常通信。
当然，在上述将中断消息上报至通信模组的应用接口模块后，发送唤醒波形给上位机前，通信模组还通过通信模组的应用接口模块， 通知通信模组的第一驱动进行数据拦截并缓存得到目标数据。
在某些实施方案中，上述第一驱动为串行驱动。
在某些实施方案中，第一驱动为UART驱动，此时，上位机与通信模组通过UART连接并进行通信。
在某些实施方案中，上位机唤醒，则确定通过串行输入输出引脚发送目标数据给上位机；上位机未唤醒，则确定不发送目标数据给上位机，即确定不通过串行输入输出引脚发送目标数据给上位机。这样，可以避免在上位机未唤醒的情况下，发送目标数据给上位机的情况，避免目标数据的泄露。
需要说明的是，通过上述过程，在通过串行输入输出引脚发送唤醒波形后，根据是否通过串行输入输出引脚从上位机接收到中断波形，确定上位机是否唤醒，进而根据上位机是否唤醒确定是否通过串行输入输出引脚发送目标数据给上位机，以避免在上位机未唤醒时无法接收通信模组发送的目标数据，导致目标数据丢失的情况的发生。
为了解决上位机唤醒失败无法接收到通信模组发出的数据导致数据丢失的问题，本公开一实施例提供了上位机唤醒方法，应用于上位机中，如图3所示，该上位机唤醒方法包括步骤301至步骤303：
步骤301：通过串行输入输出引脚接收通信模组发送的唤醒波形；
步骤302：响应于唤醒波形，确定上位机是否唤醒；以及
步骤303：根据上位机是否唤醒，确定是否通过串行输入输出引脚向通信模组发送中断波形，以及是否通过串行输入输出引脚接收通信模组发送的目标数据。
在某些实施方案中，该唤醒波形用于唤醒上位机。且，上位机与通信模组通过串行输入输出引脚连接。也就是说，上位机与通信模组之间的通信是通过串行输入输出引脚实现的，以下不再进行赘述。
在某些实施方案中，由于中断波形是上位机唤醒后产生的，可以表示上位机唤醒。因此，若上位机唤醒，确定通过串行输入输出引脚向通信模组发送中断波形，以告知通信模组上位机唤醒，此时上位机 通过串行输入输出引脚接收通信模组发送的目标数据；若上位机未唤醒，确定不向通信模组发送中断波形，即不通过串行输入输出引脚向通信模组发送中断波形，或者说上位机不动作。此时，上位机无法通过串行输入输出引脚接收通信数据，包括通信模组发送的目标数据。
在某些实施方案中，上位机通过其串行输入引脚从通信模组的串行输出引脚接收唤醒波形，通过其串行输出引脚发送中断波形给通信模组的串行输入引脚，通过其串行输入引脚接收通信模组发送的目标数据。
在某些实施方案中，上位机在预设时间段内通过串行输入输出引脚接收唤醒波形，并在上位机唤醒后，在该预设时间段内通过串行输入输出引脚发送中断波形给通信模组。
需要说明的是，通过上述过程，上位机在接收到唤醒波形并唤醒后，发送中断波形给通信模组，以使得通信模组根据是否接收到中断波形确定上位机是否唤醒，并在通信模组确定上位机唤醒后接收通信模组发送的目标数据，以在上位机唤醒时进行数据传输，避免在上位机未唤醒的情况下无法接收通信模组发送的目标数据的情况发生，避免目标数据丢失。
为了解决上位机唤醒失败无法接收到通信模组发出的数据导致数据丢失的问题，本公开一实施例提供了上位机唤醒方法，应用于上位机唤醒系统中，如图4所示，该上位机唤醒方法包括步骤401至步骤405：
步骤401：通信模组通过串行输入输出引脚发送唤醒波形给上位机；
步骤402：上位机响应于唤醒波形，确定上位机唤醒，则执行步骤403，确定上位机未唤醒，则不动作；
步骤403：上位机通过串行输入输出引脚向通信模组发送中断波形；
步骤404：通信模组通过串行输入输出引脚接收到中断波形，确定 上位机唤醒，并执行步骤405；通信模组未通过串行输入输出引脚接收到中断波形，则不动作；以及
步骤405：通信模组通过串行输入输出引脚发送目标数据给上位机。
关于步骤401至步骤405的实现可参见上述实施例，在此不进行赘述。
如图5所示，本公开一实施例提供了上位机唤醒系统，用于实现上述上位机唤醒方法，该上位机唤醒系统包括通信模组与上位机，其中，通信模组与上位机之间通过串行输入输出引脚连接。
在某些实施方案中，通信模组的串行输出引脚与上位机的串行输入引脚连接，通信模组的串行输入引脚与上位机的串行输出引脚连接；
其中通信模组，配置为通过串行输入输出引脚发送用于唤醒上位机的唤醒波形给上位机；根据是否通过串行输入输出引脚接收到上位机发送的中断波形，确定上位机是否唤醒；根据上位机是否唤醒，确定是否通过串行输入输出引脚发送目标数据给上位机；以及
上位机，配置为通过串行输入输出引脚接收通信模组发送的唤醒波形；响应于唤醒波形，确定上位机是否唤醒；根据上位机是否唤醒，确定是否通过串行输入输出引脚向通信模组发送中断波形，以及是否通过串行输入输出引脚接收通信模组发送的目标数据。
在某些实施方案中，以串行输入输出引脚为UART引脚为例，上位机(host)与通信模组(modules)的连接如图6所示。其中，通信模组的串行输出引脚UART_TXD与上位机的串行输入引脚UART_RXD连接，通信模组的串行输入引脚UART_RXD与通信模组的串行输入引脚UART_TXD连接。
在某些实施方案中，以第一驱动为UART驱动为例，如图7所示，通信模组可以划分为内核空间(kernel space)和用户空间(user space)。通信模组在休眠中产生URC数据即发生URC事件或者说URC事件，此时，响应于该URC数据的产生，发生smd中断事件，调用glink驱动 (glink_driver)和pm_pal层函数，通过netlink上报smd中断事件给应用接口模块即电源管理(power_manager)。随后，应用接口模块通过路径例如“/sys/power/wake_lock”和“/sys/power/wake_unlock”调用pm_pal层函数和应用(application)层，作用于通信模组的电源(power)模块，对通信模组进行加锁操作，避免通信模组再次进入休眠状态。另外，应用接口模块通知UART驱动，进行URC拦截，缓存得到URC数据。且应用接口模块通过路径例如“/dev/fibo_pm_config”，调用pm_pal层函数操作电源管理驱动(pm_driver)，控制串行输出引脚输出唤醒波形，并通过串行输入引脚接收上位机发送的中断波形，或者说确定串行输入引脚产生中断波形，则确定上位机已经唤醒，调用pm_pal层函数和应用层通过netlink上报上位机唤醒事件或者说接收到的中断波形给应用接口模块。最后，应用接口模块通知UART驱动将缓存到的URC数据发出，即发送给已唤醒的上位机。
在某些实施方案中，通信模组可以内嵌于上位机中。通信模组与上位机同时进入低功耗模式，或者说休眠状态。若外部设备通过例如应用程序与通信模组进行语音交互，通信模组被唤醒，此时，需通知上位机唤醒并URC数据。在某些实施方案中，通信模组接收到唤醒源即接收到URC数据后，通过串行输出引脚输出唤醒波形，提醒上位机唤醒。随后，上位机接收到唤醒波形，通过上位机的串行输出引脚向通信模组的串行输入引脚输入中断波形，以告知通信模组该上位机已被唤醒。最后，通信模组检测到其接收到上位机发送的唤醒通知即中断波形，将URC数据发出，以使得上位机在处于唤醒状态时，接收到URC数据，避免URC数据丢失。
如图8所示，本公开一实施例提供了上位机唤醒装置，该上位机唤醒装置包括发送模块801、第一确定模块802和第二确定模块803；
其中，发送模块801，配置为通过串行输入输出引脚发送唤醒波形给上位机。其中，该唤醒波形用于唤醒上位机，上位机与通信模组通过串行输入输出引脚连接；
第一确定模块802，配置为根据是否通过串行输入输出引脚接收到上位机发送的中断波形，确定上位机是否唤醒；以及
第二确定模块803，配置为根据上位机是否唤醒，确定是否通过串行输入输出引脚发送目标数据给上位机。
如图9所示，本公开一实施例提供了被唤醒装置，上述图8所示的上位机唤醒装置用于唤醒该被唤醒装置。该被唤醒装置包括接收模块901、第一确定模块902和第二确定模块903；
其中，接收模块901，用配置为通过串行输入输出引脚接收通信模组发送的唤醒波形。其中，该唤醒波形用于唤醒上位机，上位机与通信模组通过串行输入输出引脚连接。
第一确定模块902，配置为响应于唤醒波形，确定上位机是否唤醒。
第二确定模块903，配置为根据上位机是否唤醒，确定是否通过串行输入输出引脚向通信模组发送中断波形，以及是否通过串行输入输出引脚接收通信模组发送的目标数据。
如图10所示，本公开一实施例提供了电子设备，包括处理器1001、通信接口1002、存储器1003和通信总线1004，其中，处理器1001，通信接口1002，存储器1003通过通信总线1004完成相互间的通信，
存储器1003，配置为存放计算机程序；
处理器1001，配置为执行存储器1003上所存放的程序时，实现本公开的上位机唤醒方法。
在某些实施方案中，本公开的电子设备可以为能够实现通信功能的模组或包含该模组的终端设备等，该终端设备可以为移动终端或智能终端。移动终端可以为手机、平板电脑、笔记本电脑等中的至少一种；智能终端可以是智能汽车、智能手表、共享单车、智能柜等含有无线通信模组的终端；模组可以为无线通信模组，例如2G通信模组、3G通信模组、4G通信模组、5G通信模组、NB-IOT通信模组等中的任意一种。此时，该电子设备用于执行如图1所述的上位机唤醒方法。
在某些实施方案中，本公开的电子设备可以为上述上位机。此时， 该电子设备用于执行如图2所述的上位机唤醒方法。
本公开一实施例还提供了计算机可读存储介质，其上存储有计算机程序，所述计算机程序被处理器执行时实现本公开的上位机唤醒方法。
需要说明的是，在本文中，诸如“第一”和“第二”等之类的关系术语仅仅用来将一个实体或者操作与另一个实体或操作区分开来，而不一定要求或者暗示这些实体或操作之间存在任何这种实际的关系或者顺序。而且，术语“包括”、“包含”或者其任何其他变体意在涵盖非排他性的包含，从而使得包括一系列要素的过程、方法、物品或者设备不仅包括那些要素，而且还包括没有明确列出的其他要素，或者是还包括为这种过程、方法、物品或者设备所固有的要素。在没有更多限制的情况下，由语句“包括一个……”限定的要素，并不排除在包括所述要素的过程、方法、物品或者设备中还存在另外的相同要素。
以上所述仅是本公开的具体实施方式，使本领域技术人员能够理解或实现本公开。对这些实施例的多种修改对本领域的技术人员来说将是显而易见的，本文中所定义的一般原理可以在不脱离本公开的精神或范围的情况下，在其他实施例中实现。因此，本公开将不会被限制于本文所示的这些实施例，而是要符合与本文所公开的原理和新颖特点相一致的最宽的范围。

Claims (10)

  1. 上位机唤醒方法，应用于通信模组中，所述上位机唤醒方法包括：
    通过串行输入输出引脚发送唤醒波形给上位机，所述唤醒波形用于唤醒所述上位机，所述上位机通过所述串行输入输出引脚与所述通信模组连接；
    根据是否通过所述串行输入输出引脚接收到所述上位机发送的中断波形，确定所述上位机是否唤醒；以及
    根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚发送目标数据给所述上位机。
  2. 如权利要求1所述的上位机唤醒方法，其中，所述根据是否通过所述串行输入输出引脚接收到所述上位机发送的中断波形，确定所述上位机是否唤醒，包括：
    若通过所述通信模组的串行输入引脚，以及与所述通信模组的串行输入引脚连接的所述上位机的串行输出引脚，接收到所述上位机发送的中断波形，则确定所述上位机唤醒；以及
    若通过所述通信模组的串行输入引脚，以及与所述通信模组的串行输入引脚连接的所述上位机的串行输出引脚，未接收到所述上位机发送的中断波形，则确定所述上位机未唤醒。
  3. 如权利要求1或2所述的上位机唤醒方法，其中，在所述通过串行输入输出引脚发送唤醒波形给上位机之前，所述方法还包括：
    获取唤醒消息，所述唤醒消息用于请求通过所述通信模组与所述上位机进行通信；
    所述通过所述串行输入输出引脚发送唤醒波形给上位机，包括：
    响应于所述唤醒消息，通过所述串行输入输出引脚发送所述唤醒波形给所述上位机。
  4. 如权利要求3所述的上位机唤醒方法，其中，在所述获取唤醒消息之后，在所述通过所述串行输入输出引脚发送唤醒波形给上位机之前，所述方法还包括：
    响应于所述唤醒消息，生成中断消息并将所述中断消息上报至所述通信模组的应用接口模块，以使得所述应用接口模块对所述通信模组进行加锁操作，所述加锁操作用于使所述通信模组保持唤醒状态。
  5. 如权利要求4所述的上位机唤醒方法，其中，在所述将所述中断消息上报至所述通信模组的应用接口模块之后，在发送唤醒波形给上位机之前，所述方法还包括：
    通过所述通信模组的应用接口模块，通知所述通信模组的第一驱动进行数据拦截并缓存得到所述目标数据。
  6. 上位机唤醒方法，应用于上位机中，所述上位机唤醒方法包括：
    通过串行输入输出引脚接收通信模组发送的唤醒波形，所述唤醒波形用于唤醒所述上位机，所述上位机与所述通信模组通过所述串行输入输出引脚连接；
    响应于所述唤醒波形，确定所述上位机是否唤醒；以及
    根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚向所述通信模组发送中断波形，以及是否通过所述串行输入输出引脚接收所述通信模组发送的目标数据。
  7. 上位机唤醒装置，其包括：
    发送模块，配置为通过串行输入输出引脚发送唤醒波形给上位机，所述唤醒波形用于唤醒所述上位机，所述上位机通过所述串行输入输出引脚与所述通信模组连接；
    第一确定模块，配置为根据是否通过所述串行输入输出引脚接收到所述上位机发送的中断波形，确定所述上位机是否唤醒；以及
    第二确定模块，配置为根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚发送目标数据给所述上位机。
  8. 上位机唤醒系统，其包括通信模组与上位机；其中，所述通信模组与所述上位机之间通过串行输入输出引脚连接；
    所述通信模组，配置为通过所述串行输入输出引脚发送唤醒波形给所述上位机，所述唤醒波形用于唤醒所述上位机；根据是否通过所述串行输入输出引脚接收到所述上位机发送的中断波形，确定所述上位机是否唤醒；根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚发送目标数据给所述上位机；以及
    所述上位机，配置为通过所述串行输入输出引脚接收所述通信模组发送的所述唤醒波形；响应于所述唤醒波形，确定所述上位机是否唤醒；根据所述上位机是否唤醒，确定是否通过所述串行输入输出引脚向所述通信模组发送中断波形，以及是否通过所述串行输入输出引脚接收所述通信模组发送的目标数据。
  9. 电子设备，其包括处理器、通信接口、存储器和通信总线，其中，所述处理器、所述通信接口和所述存储器通过通信总线完成相互间的通信；
    其中所述存储器，配置为存放计算机程序；
    所述处理器，配置为执行存储器上所存放的程序时，实现权利要求1至6中任一权利要求所述的上位机唤醒方法。
  10. 计算机可读存储介质，其上存储有计算机程序，其特征在于，所述计算机程序被处理器执行时实现权利要求1至6中任一权利要求所述的上位机唤醒方法。
PCT/CN2022/142717 2022-04-24 2022-12-28 上位机唤醒方法、装置、系统、电子设备及存储介质 WO2023207187A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202210434416.9 2022-04-24
CN202210434416.9A CN115002881A (zh) 2022-04-24 2022-04-24 上位机唤醒方法、装置、系统、电子设备及存储介质

Publications (1)

Publication Number Publication Date
WO2023207187A1 true WO2023207187A1 (zh) 2023-11-02

Family

ID=83025129

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/142717 WO2023207187A1 (zh) 2022-04-24 2022-12-28 上位机唤醒方法、装置、系统、电子设备及存储介质

Country Status (2)

Country Link
CN (1) CN115002881A (zh)
WO (1) WO2023207187A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115002881A (zh) * 2022-04-24 2022-09-02 深圳市广和通无线股份有限公司 上位机唤醒方法、装置、系统、电子设备及存储介质

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101150809A (zh) * 2007-11-03 2008-03-26 青岛海信移动通信技术股份有限公司 移动终端处理器串口唤醒与流控的方法
CN110888829A (zh) * 2019-12-02 2020-03-17 上海移柯通信技术股份有限公司 一种通过串口对通信模组进行开机、唤醒的方法
CN112835826A (zh) * 2021-03-04 2021-05-25 深圳市广和通无线股份有限公司 一种通信方法、装置、设备及可读存储介质
CN113194524A (zh) * 2021-03-25 2021-07-30 深圳市广通远驰科技有限公司 休眠唤醒方法、上位机、车载通信模组和通信系统
WO2021214010A1 (en) * 2020-04-20 2021-10-28 Continental Automotive Gmbh Electronic device and method of responding to a trigger to wake up
CN115002881A (zh) * 2022-04-24 2022-09-02 深圳市广和通无线股份有限公司 上位机唤醒方法、装置、系统、电子设备及存储介质

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101242447B (zh) * 2008-03-12 2010-07-14 上海闻泰电子科技有限公司 一种双cpu架构智能手机及其通信控制方法
US10101797B2 (en) * 2014-09-27 2018-10-16 Intel Corporation Efficient power management of UART interface
CN105050115B (zh) * 2015-06-29 2020-06-02 小米科技有限责任公司 唤醒mcu的方法及装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101150809A (zh) * 2007-11-03 2008-03-26 青岛海信移动通信技术股份有限公司 移动终端处理器串口唤醒与流控的方法
CN110888829A (zh) * 2019-12-02 2020-03-17 上海移柯通信技术股份有限公司 一种通过串口对通信模组进行开机、唤醒的方法
WO2021214010A1 (en) * 2020-04-20 2021-10-28 Continental Automotive Gmbh Electronic device and method of responding to a trigger to wake up
CN112835826A (zh) * 2021-03-04 2021-05-25 深圳市广和通无线股份有限公司 一种通信方法、装置、设备及可读存储介质
CN113194524A (zh) * 2021-03-25 2021-07-30 深圳市广通远驰科技有限公司 休眠唤醒方法、上位机、车载通信模组和通信系统
CN115002881A (zh) * 2022-04-24 2022-09-02 深圳市广和通无线股份有限公司 上位机唤醒方法、装置、系统、电子设备及存储介质

Also Published As

Publication number Publication date
CN115002881A (zh) 2022-09-02

Similar Documents

Publication Publication Date Title
WO2018210135A1 (zh) 一种数据传输方法、基站及终端
US8793697B2 (en) Method and system for scheduling requests in a portable computing device
US20200301497A1 (en) Power supply control method of intelligent lock, intelligent lock system and storage medium
US20190108149A1 (en) I3c in-band interrupts directed to multiple execution environments
CN107407956B (zh) 用于在计算设备内的多个soc之间协调操作状态的方法和系统
WO2023207187A1 (zh) 上位机唤醒方法、装置、系统、电子设备及存储介质
CN110018901B (zh) 内存回收方法、装置、计算机设备和计算机可读存储介质
CN103294970A (zh) 双操作系统共用加密设定的方法以及电子装置
WO2020119532A1 (zh) 处理器控制方法、装置和存储介质
WO2020134566A1 (zh) 移动终端的Doze模式的控制方法、存储介质及移动终端
JP2008107914A (ja) マイクロコンピュータ、プログラム及び車両用電子制御装置
CN110543333B (zh) 针对处理器的休眠处理方法、装置、移动终端和存储介质
EP2569992A1 (en) Wireless personal area network (pan) coordinator implementing power savings by transitioning between active and sleep states
JP4300206B2 (ja) 移動通信端末機のシリアル通信制御方法
WO2022100374A1 (zh) 一种终端设备分级管理方法及系统
US10571992B2 (en) Electronic device having a controller to enter a low power mode
CN107741894B (zh) 一种应用进程的监控方法和装置
CN112835826A (zh) 一种通信方法、装置、设备及可读存储介质
CN112764812A (zh) 电子设备及其控制方法
WO2023124622A1 (zh) 通信连接的维持方法、装置、设备、存储介质及程序产品
KR100677121B1 (ko) 저전압 상태에서 배터리 상태 관리 방법 및 그 장치
CN219831808U (zh) 唤醒装置
CN114826795B (zh) 一种支持唤醒功能的以太网phy系统及实现方法
WO2024032140A1 (zh) 息屏显示方法、装置、设备及存储介质
JP2007172009A (ja) スロットリング制御方法、スロットリング制御システム

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22939993

Country of ref document: EP

Kind code of ref document: A1