WO2022147798A1 - 一种发送装置、数据传输系统和数据传输方法 - Google Patents
一种发送装置、数据传输系统和数据传输方法 Download PDFInfo
- Publication number
- WO2022147798A1 WO2022147798A1 PCT/CN2021/070972 CN2021070972W WO2022147798A1 WO 2022147798 A1 WO2022147798 A1 WO 2022147798A1 CN 2021070972 W CN2021070972 W CN 2021070972W WO 2022147798 A1 WO2022147798 A1 WO 2022147798A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- analog front
- information
- module
- main
- end module
- Prior art date
Links
- 230000005540 biological transmission Effects 0.000 title claims abstract description 164
- 238000000034 method Methods 0.000 title claims abstract description 86
- 230000008569 process Effects 0.000 claims abstract description 42
- 230000002441 reversible effect Effects 0.000 claims description 54
- 238000012545 processing Methods 0.000 claims description 51
- 238000004590 computer program Methods 0.000 claims description 30
- 239000013078 crystal Substances 0.000 claims description 5
- 238000012546 transfer Methods 0.000 claims description 4
- 230000002829 reductive effect Effects 0.000 abstract description 4
- 238000004088 simulation Methods 0.000 description 8
- 101710127370 Probable head completion protein 1 Proteins 0.000 description 7
- 102100022985 Protein arginine N-methyltransferase 1 Human genes 0.000 description 7
- 230000006870 function Effects 0.000 description 7
- 230000010365 information processing Effects 0.000 description 7
- 230000001360 synchronised effect Effects 0.000 description 7
- 230000009471 action Effects 0.000 description 6
- 101100338479 Clostridium acetobutylicum (strain ATCC 824 / DSM 792 / JCM 1419 / LMG 5710 / VKM B-1787) hcp2 gene Proteins 0.000 description 5
- 238000004891 communication Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 238000012986 modification Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 5
- 238000012549 training Methods 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000003745 diagnosis Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 238000009434 installation Methods 0.000 description 2
- 230000036961 partial effect Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/60—Control of cameras or camera modules
- H04N23/66—Remote control of cameras or camera parts, e.g. by remote control devices
- H04N23/661—Transmitting camera control signals through networks, e.g. control via the Internet
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/50—Constructional details
- H04N23/54—Mounting of pick-up tubes, electronic image sensors, deviation or focusing coils
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/60—Control of cameras or camera modules
- H04N23/65—Control of camera operation in relation to power supply
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/60—Control of cameras or camera modules
- H04N23/665—Control of cameras or camera modules involving internal camera communication with the image sensor, e.g. synchronising or multiplexing SSIS control signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/90—Arrangement of cameras or camera modules, e.g. multiple cameras in TV studios or sports stadiums
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Definitions
- the embodiments of the present application relate to the field of communications, and in particular, to a sending device, a data transmission system, and a data transmission method.
- Self-driving cars can transport people or transport goods, greatly improving people's travel convenience and travel efficiency, and will have broad commercial and social value in the future.
- Self-driving vehicles can sense their surroundings and drive autonomously while navigating without human operators. Specifically, autonomous vehicles can detect information about the location of the vehicle and things around it through devices such as acoustic radar, lidar, navigation systems, odometers, accelerometers, and cameras.
- devices such as acoustic radar, lidar, navigation systems, odometers, accelerometers, and cameras.
- the image data captured by the camera is transmitted to the multiple domain controller (MDC) through the transmission system as the input of automatic driving.
- the camera can also transmit the image data to the cockpit domain controller (CDC), and display the image on the large screen in the car, so that the occupants in the car can observe the situation around the car and actively intervene in the vehicle control in certain situations.
- MDC multiple domain controller
- CDC cockpit domain controller
- the camera may be required to transmit image data to multiple high-performance computing platforms (HCP) (such as MDC, CDC), that is, the camera is required to be connected to multiple HCP devices.
- HCP high-performance computing platforms
- the camera side is the sender, and the HCP device side is the receiver.
- Embodiments of the present application provide a sending device, a data transmission method, and a data transmission system, so as to reduce the number of chips, volume ratio, and power consumption in a data transmission device.
- a transmission device including: a common module and a plurality of analog front end (AFE) modules.
- the shared module is configured to: receive first information, process the first information, obtain second information, and send the second information to at least two of the plurality of analog front-end modules respectively. Describe the analog front-end module.
- the analog front-end module is configured to process the second information, obtain third information, and send the third information. For example, the third information is sent to a receiving device connected to the analog front end module.
- the sending device provided in the first aspect above is provided with a shared module, and the shared module can centrally process the first information and distribute it to a plurality of independent analog front-end modules, so that the plurality of analog front-end modules are respectively sent to the respective connected receivers. device.
- the data transmission device is connected to multiple receiving devices (such as HCP), only one transmitting device needs to be provided. Compared with providing multiple chips, the space occupied by the chip in the data transmission device can be saved and the power consumption of the transmitting device can be reduced.
- the common module includes a digital module, and the digital module is configured to: process the first information to obtain the second information.
- the processing performed by the digital module on the first information may be digital processing.
- the shared module includes a digital module and an analog module; the digital module is configured to: process the first information to obtain fourth information, and send the fourth information to the simulation module; the simulation module is configured to: process the received fourth information to obtain the second information.
- the digital module performs digital processing on the first information.
- the simulation module performs simulation processing on the fourth information.
- the plurality of analog front-end modules include: a main analog front-end module and one or more auxiliary analog front-end modules; the main analog front-end module and the auxiliary analog front-end modules are based on any of the following The manner is determined: pre-configured; or, determined according to the priorities of the receiving devices to which the multiple analog front-end modules are respectively connected; or, the sequence of establishing the link between the analog front-end modules and the receiving device.
- the transmitting device includes multiple analog front-end modules, and the data transmission on the links between the multiple analog front-end modules and the respective connected receiving devices may not interfere with each other, but when multiple links work at the same time, some requirements may be affected. There is a conflict, for example, there is a conflict in the forward transmission clock, or there is a conflict in the forward retransmission requirement, or there is a conflict in the parameter control of the same camera by multiple HCP devices. Based on this, in order to avoid conflicts, multiple analog front-end modules can be divided into primary and secondary. When the transmission requirements of multiple links conflict, the requirements of the link where the main analog front-end module is located shall prevail.
- the forward transmission clock used by the auxiliary analog front end module to send the third information is the same as the forward transmission clock used by the main analog front end module to send the third information .
- the forward transmission clock When the forward transmission clock is different, it may be necessary to configure an independent clock circuit, device (such as a phase-locked loop PLL), etc. for each analog front-end module, which will increase the power consumption of the transmitting device, and the transmitting device occupies the data transmission device. The space is also larger. When the forward transmission clock is the same, the power consumption and volume of the sending device can be saved.
- an independent clock circuit, device such as a phase-locked loop PLL), etc.
- the forward transmission clock is determined according to a clock circuit in the sending device.
- the forward transmission clock is determined according to the reverse transmission clock obtained by the main analog front end module.
- the sharing module is specifically configured to: process the first information according to a first parameter, where the first parameter is determined by a main receiving device, and the main receiving device and the main receiving device Analog front-end module connections.
- the sharing module may perform processing such as interleaving and precoding on the first information, and a parameter used by the sharing module for processing the first information is referred to as a first parameter.
- a parameter used by the sharing module for processing the first information is referred to as a first parameter.
- the shared module is further configured to: perform retransmission scheduling, where the retransmission scheduling is determined according to the transmission requirement of the main receiving device, and the main receiving device is connected to the main analog front-end module .
- the retransmission requirements of the link where the main analog front-end module is located shall prevail.
- the shared module is further configured to: send indication information of a second parameter, where the indication information of the second parameter comes from a main receiving device, the main receiving device and the main analog front end The module is connected, and the second parameter is used to control the input device.
- the requirements for input devices of the link where the main analog front-end module is located shall prevail.
- a data transmission system comprising: a sending device and at least two receiving devices as in the first aspect and any possible implementation manner of the first aspect; wherein the sending device and the The receiving device is wired, and different analog front-end modules in the sending device are connected to different receiving devices.
- the sending device in the data transmission system provided in the second aspect above is provided with a shared module, and the shared module can centrally process the first information and distribute it to a plurality of independent analog front-end modules, so that the plurality of analog front-end modules are respectively sent to the respective connected receiver.
- the data transmission device in the data transmission system is connected to multiple receiving devices (such as HCP), only one transmitting device needs to be set up. Compared with setting up multiple chips, the space occupied by the chip in the data transmission device can be saved and the number of transmitting devices can be reduced. power consumption.
- the difference between the reverse transmission clocks of any two of the at least two receiving devices is less than a first preset value; the reverse transmission clock is used to control the receiving devices
- Information transmission is performed to the sending device.
- a data transmission system composed of a camera and an HCP device as an example, when the reverse transmission clocks of the HCP devices are quite different, for the sending device on the camera side, it is necessary to configure an independent clock for each analog front-end module. Circuits, devices (such as phase-locked loop PLL), etc., which will increase the power consumption of the transmitting device, and the transmitting device occupies a larger space in the transmitting device.
- the difference between the reverse transmission clocks is small, the power consumption and volume of the sending device can be saved.
- the difference between the crystal oscillators of any two of the at least two receiving apparatuses is smaller than a second preset value; or, the equipment to which the at least two receiving apparatuses belong performs clock synchronization .
- the main receiving device connected to the main analog front-end module is further used for: sending the indication information of the first parameter to the main analog front-end module; the main analog front-end module is also used for: Sending the received indication information of the first parameter from the main receiving device to the sharing module, where the first parameter is used to process the first information received by the sharing module.
- the sharing module may perform interleaving, precoding and other processing on the first information, and the parameters used by the sharing module to process the first information are referred to as first parameters. In order to avoid conflicts caused by different information processing requirements of multiple links, the information processing requirements of the link where the main analog front-end module is located shall prevail.
- the main receiving device connected to the main analog front-end module is further used for: sending the indication information of the second parameter to the main analog front-end module; the main analog front-end module is also used for: The received indication information of the second parameter from the main receiving device is sent to the sharing module, where the second parameter is used to control the input device.
- the requirements for input devices of the link where the main analog front-end module is located shall prevail.
- an electronic device including: the first aspect or the sending apparatus in any possible implementation of the first aspect.
- a data transmission method is provided, which is applied to a sending device, where the sending device includes a common module and a plurality of analog front-end AFE modules.
- the shared module receives the first information, processes the first information, obtains the second information, and sends the second information to at least two of the plurality of analog front-end modules respectively.
- the analog front-end module processes the second information to obtain third information, and sends the third information.
- the sharing module may perform digital processing on the first information to obtain the second information; or perform digital processing and analog processing on the first information to obtain the second information.
- the forward transmission clock used when the auxiliary analog front end module sends the third information is the same as the forward transmission clock used when the main analog front end module sends the third information.
- the forward transmission clock is determined according to a clock circuit in the sending device.
- the forward transmission clock is determined according to the reverse transmission clock obtained by the main analog front end module.
- the main analog front-end module may also receive indication information of the first parameter sent from the main receiving device, and send the indication information of the first parameter to the shared module, and the The main receiving device is connected with the main analog front-end module.
- the sharing module may process the first information according to a first parameter.
- the shared module may further perform retransmission scheduling, and the retransmission scheduling is determined according to the transmission requirement of the main receiving device, which is connected to the main analog front-end module.
- the main analog front end module may further receive indication information of the second parameter sent from the main receiving device, and send the indication information of the second parameter to the common module. Then, the sharing module sends indication information of the second parameter, where the second parameter is used to control the input device.
- an electronic device comprising one or more processors; the processors are used to execute computer programs or instructions, and when the computer programs or instructions are executed, are used to implement the above-mentioned fourth aspect and the method in any possible implementation manner of the fourth aspect.
- the computer program or instructions may be stored in the processor or in a memory coupled to the processor.
- the memory may or may not be located in the communication device.
- the electronic device further includes: a transceiver, where the transceiver is configured to send a signal processed by the processor, or receive a signal input to the processor.
- the transceiver may perform the sending action or the receiving action performed by the electronic device in the fourth aspect and any possible implementation manner of the fourth aspect.
- a computer-readable storage medium for storing a computer program, wherein the computer program includes instructions for implementing the functions in the fourth aspect and any possible implementation manner of the fourth aspect.
- a computer-readable storage medium for storing computer programs or instructions, and when the computer programs or instructions are executed, the fourth aspect and the method in any possible implementation manner of the fourth aspect are implemented.
- a computer program product includes: computer program code, when the computer program code is run on a computer, realizes the fourth aspect and any possible implementation manner of the fourth aspect method in .
- FIG. 1 is a schematic diagram of the architecture of a data transmission system to which an embodiment of the application is applicable;
- FIG. 2 is a schematic diagram of the architecture of a data transmission system to which an embodiment of the application is applicable;
- FIG. 3 is a schematic diagram of the architecture of a data transmission system to which an embodiment of the application is applicable;
- FIG. 4 is a schematic structural diagram of an electronic device to which an embodiment of the present application is applied.
- This application is applicable to a data transmission scenario in which a sending device transmits the same data to multiple receiving devices.
- the camera captures image data and transmits image data to HCP devices such as MDC and CDC, so that users can observe the surrounding conditions of the vehicle on the HCP device and intervene in vehicle control in time.
- HCP devices such as MDC and CDC
- the HCP device can also transmit control parameters to the camera, so that the camera can capture image data that meets the requirements.
- a schematic diagram of a system architecture for data transmission including a camera and an HCP device.
- the camera side is provided with a sensor sensor and a sending chip.
- the HCP device side is provided with a receiving chip and a system on a chip (SoC).
- SoC system on a chip
- the camera is connected to multiple HCP devices (such as HCP1 and HCP2 in Figure 1), usually multiple sending chips (such as sending chip 1 and sending chip 2 in Figure 1) are set in the camera, and each sending chip is connected to an HCP The receiver chip on the device side.
- This method of arranging multiple sending chips will result in high power consumption of the camera, and in the case of limited installation positions of the camera, it is not easy to dissipate heat, which may cause the camera to be easily damaged.
- a splitter can be considered, and each channel of the splitter is connected to a receiving chip on the side of the HCP device.
- the splitter will attenuate the signal.
- the signal transmission power needs to be increased, which in turn leads to an increase in the power consumption of the camera.
- the HCP device transmits control parameters in reverse to the camera (actually through high and low level transmission). If multiple HCP devices transmit control parameters at the same time, the sending chip in the camera cannot identify which HCP device these control parameters come from, nor can it correct Identify these control parameters.
- the camera transmits to the HCP device using a large bandwidth transmission
- the HCP device transmits to the camera using a small bandwidth transmission.
- the transmission from the camera to the HCP device is defined as forward transmission
- the transmission from the HCP device to the camera is defined as reverse transmission.
- the sending chip in the embodiment of the present application may also be called a sending device, and the sending chip and/or the sending device can perform not only the sending action but also the receiving action; similarly, the receiving chip and/or the receiving device are not Only the receive action is performed, and the send action can also be performed. Therefore, "transmitting" in the transmitting chip and/or transmitting device and “receiving" in the receiving chip and/or receiving device should not limit the functions of the chip and/or the device.
- the improved sending chip supports the connection of multiple receiving chips, and can realize one-to-many data transmission, thereby reducing power consumption and volume on the sending device side.
- the sending chip 20 includes: a shared module and multiple analog front-end AFE modules.
- the shared module is configured to: receive first information, process the first information, obtain second information, and send the second information to at least two of the plurality of analog front-end modules respectively. Describe the analog front-end module.
- the analog front-end module is configured to: process the second information to obtain third information, and send the third information.
- the system includes: a sending chip 20 and at least two receiving chips 21 .
- the sending chip 20 and the receiving chip 21 are wired or wirelessly connected.
- One analog front-end module in the sending chip 20 is connected to one receiving chip, and different analog front-end modules are connected to different receiving chips.
- the data transmission system further includes an input device connected to the sending chip.
- the input device may be a sensor in a camera, or a lidar sensor, or a millimeter-wave radar, or the like.
- the data transmission system further includes a system-on-chip SoC connected to the receiving chip.
- the sharing module in the sending chip 20 processes the received first information to obtain the second information, and the sharing module can receive the first information sent by the input device.
- the first information may be image data information, control information or audio data information.
- the processing performed by the common module on the first information may be digital processing, and may also be digital processing and analog processing. For example, interleaving processing, precoding processing, modulation processing, etc.
- the above-mentioned shared module in the sending chip 20 sends the second information to at least two analog front-end modules among the plurality of analog front-end modules, for example, one sending chip is provided with three analog front-end modules,
- the shared module may send the second information to the three analog front-end modules respectively, or may be sent to any two analog front-end modules among the three analog front-end modules, or to specific two analog front-end modules.
- AFE is usually a set of analog signal processing circuits, which are used for amplifying and filtering sensitive analog signals.
- the analog front-end module is used for sending and receiving analog signals. When it is used for sending signals, it maps the signal to be sent to a set level, and sends it out after processing by power amplification and filtering.
- a common module is set in the sending chip, and the common module can process the first information centrally and distribute it to multiple independent analog front-end modules, so that the multiple analog front-end modules are respectively sent to the respective connected receiving chips. .
- a sending device such as a camera
- multiple receiving devices such as an HCP device
- only one sending chip needs to be set in the sending device.
- the shared module centrally processes the collected information, which can reduce the power consumption of the transmitting device compared to disposing a plurality of transmitting chips to process separately.
- the common module can perform digital processing on the first information from the input device, and optionally, can also perform analog processing.
- the common module includes a digital module, and the digital module is configured to: process the first information to obtain the second information.
- the processing performed by the digital module on the first information may be digital processing.
- the common module includes a digital module and an analog module; the digital module is configured to: process the first information to obtain fourth information, and send the fourth information to the The simulation module; the simulation module is configured to: process the received fourth information to obtain the second information.
- the digital module performs digital processing on the first information.
- the simulation module performs simulation processing on the fourth information.
- the transmitting chip 20 provided by the present application includes a plurality of analog front-end modules, and the data transmission on the links between the plurality of analog front-end modules and the respectively connected receiving chips may not interfere with each other, but when multiple links work at the same time, for Certain requirements may conflict, such as conflicting forward transmission clocks, or conflicting forward retransmission requirements, or conflicting parameter control of the same camera by multiple HCP devices. Based on this, in order to avoid conflicts, multiple analog front-end modules can be divided into primary and secondary. When the transmission requirements of multiple links conflict, the requirements of the link where the main analog front-end module is located shall prevail.
- the receiving chip connected with the main analog front-end module is called the main receiving chip
- the receiving chip connected with the auxiliary analog front-end module is called the auxiliary receiving chip.
- the link between the main analog front-end module and the main receiving chip is called the main link
- the link between the auxiliary analog front-end module and the auxiliary receiving chip is called the auxiliary link.
- the plurality of analog front-end modules include: a main analog front-end module and one or more auxiliary analog front-end modules.
- the main analog front-end module and the auxiliary analog front-end module are determined according to any of the following methods:
- the administrator divides multiple analog front-end modules, which is the main analog front-end module and which is the auxiliary analog front-end module, and configures the main and auxiliary logos for the analog front-end module.
- Mode 2 The main analog front end module and the auxiliary analog front end module are negotiated.
- Multiple analog front-end modules can exchange messages in the process of link initialization and establishment, and negotiate the main analog front-end module and the auxiliary analog front-end module.
- the main analog front-end module may send information to the shared module to inform the shared module that it is the main analog front-end module.
- Mode 3 Determined according to the link establishment sequence between the analog front-end module and the receiving chip.
- the analog front-end module that first establishes a link connection with the receiving chip is the main analog front-end module.
- the analog front-end module that finally establishes a link connection with the receiving chip can also be the main analog front-end module.
- the second or third analog front-end module that establishes a link connection with the receiving chip is the main analog front-end module.
- any analog front-end module when any analog front-end module establishes a link connection with the receiving chip, it sends a message to other analog front-end modules (or to the shared module) to inform itself that a link connection with the receiving chip has been established, And inform the time of establishing the link connection, then all the analog front-end modules (may also include the shared module) can determine which analog front-end module is the main analog front-end module according to the time of establishing the link connection.
- analog front-end module that first establishes a link connection with the receiving chip sends a message to other analog front-end modules (or a shared module) when establishing a link connection with the receiving chip, informing that it has A link connection with the receiving chip is established, and in this way, which analog front-end module is the main analog front-end module can also be determined.
- Mode 4 Determine according to the priorities of the receiving chips respectively connected to the plurality of analog front-end modules.
- multiple analog front-end modules inform each other of the priorities of the receiving chips connected to the analog front-end modules.
- the analog front-end module connected to the receiving chip with the highest priority among the plurality of receiving chips is the main analog front-end module, and the analog front-end modules connected to the remaining receiving chips are auxiliary analog front-end modules.
- multiple analog front-end modules may interact with the receiving chip during the process of link initialization and establishment to obtain the priority of the receiving chip connected to each other.
- the priority of the receiving chip is usually pre-configured.
- the shared module needs to know which analog front end module is the primary analog front end module. For example, before leaving the factory, the administrator configures the identity of the main analog front-end module in the common module. For example, the main analog front end module sends a message to the shared module that the shared module itself is the main analog front end module. For another example, the secondary analog front end module sends information to the shared module to inform the shared module which analog front end module is the primary analog front end module.
- the main analog front-end module may also inform the receiving chip connected to the main analog front-end module that the analog front-end module is the main analog front-end module.
- the auxiliary analog front-end module may inform the receiving chip connected to the auxiliary analog front-end module, and the analog front-end module is the auxiliary analog front-end module. For the receiving chip, when the receiving chip knows that the analog front-end module connected to itself is the main analog front-end module, the receiving chip can determine that it is the main receiving chip.
- the transmission clock used by the sending chip to send information to the receiving chip is defined as the forward transmission clock, that is, the forward transmission clock is used to control the sending chip to transmit information to the receiving chip.
- the transmission clock used by the receiving chip to send information to the sending chip is defined as the reverse transmission clock, that is, the reverse transmission clock is used to control the receiving chip to transmit information to the sending chip. Determining (synchronizing) the transmission clock in this application includes, but is not limited to, determining (synchronizing) the frequency and/or phase of the transmission clock.
- All the analog front-end modules in the sending chip may use different forward transmission clocks when sending information.
- the forward transmission clock is different, it may be necessary to configure an independent clock circuit, device (such as a phase-locked loop PLL), etc. for each analog front-end module, which will increase the power consumption of the transmitting device and the space occupied by the transmitting chip in the transmitting device. Also larger.
- all the analog front-end modules in the sending chip use the same forward transmission clock when sending information.
- the forward transmission clock used by the auxiliary analog front-end module to send the third information is the same as the forward transmission clock used by the main analog front-end module to send the third information.
- the transfer clock is the same.
- Mode 1 The forward transmission clock is determined according to the clock circuit in the sending chip.
- the sending chip is provided with a clock circuit, and the sending chip can generate a forward transmission clock based on the clock circuit for use by any analog front-end module, or generate multiple forward transmission clocks for use by multiple analog front-end modules.
- Mode 2 The forward transmission clock is determined according to the reverse transmission clock adopted by the receiving chip.
- HCP devices usually connect multiple cameras.
- the receiving chip on the HCP device side often provides the sending chip on the camera side with the reverse transmission clock of the receiving chip through reverse transmission.
- the sending chip on the camera side can generate the forward transmission clock based on the reverse transmission clock.
- the forward transmission clock is the same as the reverse transmission clock, or the reverse transmission clock may be improved to obtain the forward transmission clock.
- multiple receiving chips connected to the sending chip may work at the same time, or only a part of the receiving chips may work. Only the main receiver chip may work, or the main receiver chip and the auxiliary receiver chip may work at the same time.
- the receiving chip 1 (main receiving chip) performs reverse transmission clock synchronization to the analog front-end module 1 (main analog front-end module) in the sending chip through link 1 (main link).
- the forward transmission clock used when the analog front end module 1 sends information to the receiving chip 1 is determined based on the reverse transmission clock of the receiving chip 1 .
- the receiving chip 2 When only the HCP device 2 is working, the receiving chip 2 (auxiliary receiving chip) performs reverse transmission clock synchronization to the analog front end module 2 (auxiliary analog front end module) in the sending chip through the link 2 (auxiliary link).
- the forward transmission clock used when the analog front-end module 2 sends information to the receiving chip 2 (that is, the link 2) is determined based on the reverse transmission clock of the receiving chip 2.
- the receiving chip 1 When both the HCP device 1 and the HCP device 2 are working, the receiving chip 1 performs reverse transmission clock synchronization to the analog front-end module 1 .
- the receiving chip 2 may also perform reverse transmission clock synchronization to the analog front end module 2 .
- the forward transmission clock used when the analog front end module 1 sends information to the receiving chip 1 ie, the link 1
- the forward transmission clock used when the analog front end module 2 sends information to the receiving chip 2 is determined based on the reverse transmission clock of the receiving chip 1 . That is, the forward transmission clock is determined according to the reverse transmission clock obtained by the main analog front end module.
- the reverse transmission clocks of at least two receiving chips connected to one sending chip may not have any restrictions.
- the reverse transmission clock of the HCP device has a large difference, for the transmitter chip on the camera side, it is necessary to configure an independent clock circuit and device (such as a phase-locked loop PLL) for each analog front-end module, which will increase the number of transmitter devices.
- the power consumption of the sending chip is also larger in the sending device.
- the difference between the reverse transmission clocks of any two of the at least two receiving chips is less than the first preset value; the reverse transmission clock is used to control the receiving chips to The sending chip is used for information transmission.
- the difference between the reverse transmission clocks of any two receiving chips here may be the difference or ratio of the relevant parameters of the reverse transmission clocks of any two receiving chips, and the relevant parameters include but are not limited to clock frequency, phase, and the like.
- the first preset value may be, for example, a difference of 50 ppm or 100 ppm.
- the first preset value may be a relative clock difference value or an absolute clock difference value.
- the absolute clock can be based on a globally synchronized clock.
- the difference between the reverse transmission clocks of any two of the receiving chips can be realized to be smaller than the first preset value.
- Mode 1 The difference between the crystal oscillators of any two of the at least two receiving chips is smaller than the second preset value.
- the HCP1 device and the HCP2 device select a crystal oscillator with certain precision requirements, and control the error of the crystal oscillator within a certain range, that is, less than the second preset value.
- the second preset value may be, for example, 50 ppm or 100 ppm.
- Mode 2 The devices to which the at least two receiving chips belong perform clock synchronization, and the absolute time difference does not exceed a third preset value.
- a third preset value As shown in Figure 3 (the same parts as in Figure 2 will not be repeated), for example, the device HCP1 to which the receiving chip 1 belongs (specifically, the ECU1 in the HCP1 device) and the device HCP2 to which the receiving chip 2 belongs (specifically, the HCP1
- the reverse transmission clock synchronization is performed between the ECU2) in the device.
- the wired connection between HCP1 and HCP2 can perform reverse transmission clock synchronization through the wired link.
- the third preset value may be ⁇ 1.5 ⁇ s, for example.
- At least two HCP devices are connected via Ethernet (ethernet, ETH).
- Ethernet Ethernet, ETH
- the sharing module can perform processing such as interleaving and precoding on the first information, and the parameters used by the sharing module to process the first information are referred to as first parameters.
- the common module is used for: processing the first information according to the first parameter.
- the first parameter may be determined by any one of the plurality of receiving chips connected to the sending chip, for example, the first parameter is determined by the master chip.
- the first parameter may be determined by the main receiving chip according to the processing capability of the channel itself.
- the main receiving chip is connected to the main analog front-end module. That is, the main receiving chip is also used for: sending the indication information of the first parameter to the main analog front-end module; the main analog front-end module is also used for: receiving the first parameter from the main receiving chip.
- the indication information is sent to the sharing module, and the first parameter is used to process the first information received by the sharing module.
- the first parameter can be used for digital processing, and optionally, can also be used for analog processing.
- the first parameters include, but are not limited to, parameters for interleaving and/or parameters for precoding.
- an encoding and decoding sub-module is set in the common module, and the encoding and decoding sub-module processes the first information according to the first parameter.
- the main receiving chip may send the indication information of the first parameter to the main analog front-end module, and the main analog front-end module then sends the indication information of the first parameter to the shared module.
- the auxiliary receiving chip does not need to send the indication information of the first parameter to the auxiliary analog front-end module.
- the main analog front-end module can inform the receiving chip that the analog front-end module itself is the main analog front-end module, then the receiving chip can determine that the receiving chip itself is the main receiving chip.
- any receiving chip can send the indication information of the first parameter to the respective connected analog front-end module, and the main analog front-end module sends the indication information of the first parameter to the shared module.
- the auxiliary analog front-end module does not need to send the indication information of the first parameter to the shared module.
- any receiving chip can send the indication information of the first parameter to the respective connected analog front-end module, and the main analog front-end module and the auxiliary analog front-end module respectively obtain the indication information of the first parameter. sent to the common module.
- the common module may determine the first parameter based on the indication information of the first parameter sent by the primary analog front end module, or may determine the first parameter based on the indication information of the first parameter sent by the secondary analog front end module.
- the indication information of the first parameter introduced above may be a value of the first parameter, or may be an index of the first parameter, such as an index of an encoding mode of precoding.
- the above describes several examples of how the shared module obtains the first parameter.
- the first parameter is determined by a certain receiving chip (for example, the main receiving chip) among the multiple receiving chips, and the other receiving chips should also know the first parameter, so that the Processing such as decoding is performed according to the first parameter.
- the main receiving chip for example, the main receiving chip
- the auxiliary receiving chip acquires the first parameter are introduced.
- the main analog front end module may send the indication information of the first parameter to the auxiliary analog front end module, and the auxiliary analog front end module then sends the indication information of the first parameter to the auxiliary receiving chip.
- the primary receiving chip sends the indication information of the first parameter to the secondary receiving chip.
- the first parameter configuration corresponding to the primary link is used as the first parameter configuration corresponding to the secondary link.
- Scenario 1 The primary link is established first, and the secondary link is established later.
- the above-mentioned example 1 or the above-mentioned example 2 can be used.
- the analog front-end module can first perform debugging and training on the established link.
- the primary analog front end module may notify the secondary analog front end module of the indication information of the first parameter through an info message during the modulation training of the secondary link.
- the primary receiving chip may notify the secondary receiving chip of the indication information of the first parameter through an info message during the modulation training of the secondary link.
- Scenario 2 The secondary link is established first, and then the primary link is established.
- the sharing module first uses the first parameter determined by the auxiliary receiving chip to perform information processing. Later, the main analog front-end module of the sending chip finds that the main receiving chip is powered on, and the main analog front-end module establishes a link connection with the main receiving chip. The main receiving chip determines the indication information of the first parameter and sends it to the main analog front-end module, and the main analog front-end module can notify the common module and the auxiliary analog front-end module of the indication information of the first parameter determined by the main receiving chip. The shared module no longer uses the first parameter determined by the auxiliary analog front-end module for information processing, but uses the first parameter determined by the main analog front-end module for information processing. In addition, the auxiliary link between the auxiliary analog front-end module and the auxiliary receiving chip needs to be re-debugged and trained according to the first parameter of the main link.
- the primary link can work normally, or it can be suspended. After the secondary link modulation is completed, the primary link and the secondary link work at the same time.
- the data transmission system of the present application may support retransmission scheduling.
- the retransmission scheduling is introduced.
- the data block sent by the analog front-end module to the receiving chip may fail to be transmitted. Based on this, the sending chip can retransmit the failed data block.
- the analog front end module may send retransmission control information to the shared module, where the retransmission control information may be used to retransmit the data block that the analog front end module fails to transmit.
- the retransmission control information includes the identifier of the data block that the analog front end module fails to transmit.
- the shared module reprocesses the information from the input device according to the retransmission control information to obtain a new data block and sends it to the analog front-end module, so that the analog front-end module can retransmit it to the receiving chip.
- a retransmission scheduling submodule may be set in the shared module, and the retransmission scheduling submodule is used for retransmission scheduling.
- the data blocks that fail to transmit on different links may be different.
- the data blocks that fail to transmit on link 1 are data block 3 and data block 5, while the The data blocks that fail to transmit on 2 are data block 3 and data block 4.
- retransmission is performed based on the retransmission requirements of any link. For example, based on the transmission requirements of the main link, data blocks 3 and 5 that fail to be transmitted on the main link are retransmitted on the primary link, and data blocks 3 and 5 that fail to be transmitted on the primary link are retransmitted on the primary link. Data blocks 3 and 5 that failed to transmit on the primary link are also retransmitted. Based on this, it can be concluded that the shared module is also used for: performing retransmission scheduling, and the retransmission scheduling is determined according to the transmission requirements of the main receiving chip (ie, the main link), the main receiving chip and the main receiving chip Analog front-end module connections.
- the shared module receives the retransmission control information transmitted by the main analog front end module, and the retransmission control information is used to retransmit the data block that the main analog front end module fails to transmit.
- the data block that fails to be transmitted by the main analog front-end module is sent through the main analog front-end module and the auxiliary analog front-end module. That is, the secondary analog front-end module will also retransmit the data blocks that the main analog front-end module failed to transmit.
- the HCP device can perform parameter configuration, parameter adjustment, online upgrade, and online diagnosis for the camera.
- the parameter control of the receiving device (such as the HCP device) to the transmitting device (such as the camera) can be defined as reverse control.
- the receiving chip sends indication information of the second parameter to the analog front-end module in the sending chip, where the second parameter is used to control the input device (the input device is located in the sending device), and the receiving chip can be connected to the receiving chip from the system-on-chip
- the Soc obtains the indication information of the second parameter.
- the sharing module may send the indication information of the second parameter (eg, send the indication information of the second parameter to the input device).
- the reverse control of the sending device by the receiving device may be controlled by only one of the receiving devices, and the control of the other receiving devices is invalid.
- multiple receiving devices perform labor division, and control certain reverse control parameters of the sending device respectively.
- one of the HCP devices controls the camera's high-dynamic range (HDR) parameters
- the other HCP device controls the camera's synchronous capture trigger parameters.
- a receiving device acts as a master device to control some reverse functions of the sending device, such as parameter configuration, parameter adjustment, partial online upgrade, and partial online diagnosis.
- another receiving device only has some functions, such as only supporting part of online upgrade and part of online diagnosis.
- the main receiving chip is also used for: sending the indication information of the second parameter to the main analog front-end module.
- the main analog front-end module is further configured to: send the received indication information of the second parameter from the main receiving chip to the shared module, where the second parameter is used to control the input device.
- the shared module is further configured to: send the indication information of the second parameter (for example, send the indication information of the second parameter to the input device), the indication information of the second parameter comes from the main receiving chip, and the main receiving chip and the The main analog front-end module is connected, and the second parameter is used to control the input device.
- a control parameter transmission sub-module is set in the common module, and the control parameter transmission sub-module is configured to send indication information of the second parameter to the input device.
- the data transmission from the receiving chip to the sending chip is defined as reverse transmission data
- the sending chip can receive reverse transmission data sent by different receiving chips through different analog front-end modules.
- AFE1 and AFE2 receive the reverse transmission data of link 1 and link 2 respectively
- the following three kinds of reverse reception processing mechanisms are introduced.
- the shared module receives and processes the reverse transmission data of the link.
- the reverse transmission data of multiple links are processed at the same time, and when a conflict occurs, the main link shall prevail.
- the retransmitted data blocks are different, or the HCP1 device requires a longer exposure time, and the HCP2 device requires a higher frame rate, and these two requirements are in conflict.
- a one-to-many transmission chip structure of a shared module and an independent analog front-end module is used, and the transmission clock synchronization, reverse control parameter synchronization, etc. are used to reduce the power consumption and volume of the transmission chip.
- the present application provides an electronic device, including: the above-mentioned sending chip.
- the present application provides a method for data transmission.
- This method and the system of data transmission have similar problem-solving principles and similar technical effects, which can be referred to each other.
- the method is applied to a transmitting device, and the electronic device includes a common module and a plurality of analog front-end AFE modules.
- the sharing module receives the first information, processes the first information to obtain second information, and sends the second information to at least two of the analog front-end modules of the plurality of analog front-end modules respectively. front-end module.
- the analog front-end module processes the second information to obtain third information, and sends the third information.
- the sharing module may perform digital processing on the first information to obtain the second information; or, perform digital processing and analog processing on the first information to obtain the second information.
- the main analog front end module and the receiving device may be determined according to a pre-configuration, or the priority of the receiving devices to which the plurality of analog front end modules are respectively connected, or the link establishment sequence between the analog front end modules and the receiving device.
- Auxiliary analog front-end module may be determined according to a pre-configuration, or the priority of the receiving devices to which the plurality of analog front end modules are respectively connected, or the link establishment sequence between the analog front end modules and the receiving device.
- Auxiliary analog front-end module may be determined according to a pre-configuration, or the priority of the receiving devices to which the plurality of analog front end modules are respectively connected, or the link establishment sequence between the analog front end modules and the receiving device.
- the forward transmission clock used by the secondary analog front end module to send the third information is the same as the forward transmission clock used by the primary analog front end module to send the third information.
- the forward transmission clock is determined according to a clock circuit in the transmitting device.
- the forward transfer clock is determined from the reverse transfer clock obtained by the main analog front end module.
- the main receiving apparatus sends the indication information of the first parameter to the main analog front-end module
- the main analog front-end module may also receive the indication information of the first parameter sent from the main receiving apparatus, and use the first parameter
- the indication information is sent to the shared module, and the main receiving device is connected to the main analog front-end module.
- the sharing module may process the first information according to a first parameter.
- the common module may further perform retransmission scheduling, and the retransmission scheduling is determined according to the transmission requirement of the main receiving apparatus, and the main receiving apparatus is connected to the main analog front end module.
- the main receiving apparatus sends the indication information of the second parameter to the main analog front end module
- the main analog front end module may also receive the indication information of the second parameter sent from the main receiving apparatus, and use the second parameter The indication information is sent to the shared module.
- the sharing module sends indication information of the second parameter, where the second parameter is used to control the input device.
- the electronic device 400 may include: a processor 410 , and optionally, a transceiver 420 and a memory 430 .
- the transceiver 420 may be used to receive programs or instructions and transmit them to the processor 410, or the transceiver 420 may be used for the apparatus 400 to communicate and interact with other communication devices, such as interactive control signaling and/or services data etc.
- the transceiver 420 may be a code and/or data read/write transceiver, or the transceiver 420 may be a signal transmission transceiver between the processor and the transceiver.
- the processor 410 and the memory 430 are electrically coupled.
- the memory 430 is used to store computer programs or instructions; the processor 410 can be used to call the computer programs or instructions stored in the memory 430 to execute the method performed by the electronic device in the above examples, or to The transceiver 420 performs the method performed by the electronic device in the above examples.
- the present application provides a computer-readable storage medium for storing a computer program, wherein the computer program includes instructions for implementing the above data transmission method.
- a computer-readable storage medium is used to store computer programs or instructions, and when the computer programs or instructions are executed, the above-mentioned data transmission method is implemented by an electronic device.
- the present application provides a computer program product, the computer program product includes: computer program code, when the computer program code is run on a computer, to implement the method executed by an electronic device in the above data transmission method.
- processors mentioned in the embodiments of the present application may be a central processing unit (central processing unit, CPU), a baseband processor, and the baseband processor and the CPU may be integrated or separated, and may also be a network processor (network processor).
- processor NP
- the processor may further include hardware chips or other general purpose processors.
- the above-mentioned hardware chip may be an application-specific integrated circuit (ASIC), a programmable logic device (PLD) or a combination thereof.
- ASIC application-specific integrated circuit
- PLD programmable logic device
- the above-mentioned PLD can be a complex programmable logic device (CPLD), a field-programmable gate array (FPGA), a general-purpose array logic (generic array logic, GAL) and other programmable logic devices , discrete gate or transistor logic devices, discrete hardware components, etc., or any combination thereof.
- CPLD complex programmable logic device
- FPGA field-programmable gate array
- GAL general-purpose array logic
- GAL general-purpose array logic
- a general purpose processor may be a microprocessor or the processor may be any conventional processor or the like.
- the memory mentioned in the embodiments of the present application may be volatile memory or non-volatile memory, or may include both volatile and non-volatile memory.
- the non-volatile memory may be a read-only memory (Read-Only Memory, ROM), a programmable read-only memory (Programmable ROM, PROM), an erasable programmable read-only memory (Erasable PROM, EPROM), an electrically programmable read-only memory (Erasable PROM, EPROM). Erase programmable read-only memory (Electrically EPROM, EEPROM) or flash memory.
- Volatile memory may be Random Access Memory (RAM), which acts as an external cache.
- RAM Static RAM
- DRAM Dynamic RAM
- SDRAM Synchronous DRAM
- SDRAM double data rate synchronous dynamic random access memory
- Double Data Rate SDRAM DDR SDRAM
- enhanced SDRAM ESDRAM
- synchronous link dynamic random access memory Synchlink DRAM, SLDRAM
- Direct Rambus RAM Direct Rambus RAM
- the transceiver mentioned in the embodiments of the present application may include a separate transmitter and/or a separate receiver, or the transmitter and the receiver may be integrated.
- the transceiver may operate under the direction of the corresponding processor.
- the transmitter may correspond to the transmitter in the physical device
- the receiver may correspond to the receiver in the physical device.
- the disclosed system, apparatus and method may be implemented in other manners.
- the apparatus embodiments described above are only illustrative.
- the division of the units is only a logical function division. In actual implementation, there may be other division methods.
- multiple units or components may be combined or Can be integrated into another system, or some features can be ignored, or not implemented.
- the shown or discussed mutual coupling or direct coupling or communication connection may be indirect coupling or communication connection through some interfaces, devices or units, and may also be electrical, mechanical or other forms of connection.
- the units described as separate components may or may not be physically separated, and components displayed as units may or may not be physical units, that is, may be located in one place, or may be distributed to multiple network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solutions of the embodiments of the present application.
- each functional unit in each embodiment of the present application may be integrated into one processing unit, or each unit may exist physically alone, or two or more units may be integrated into one unit.
- the above-mentioned integrated units may be implemented in the form of hardware, or may be implemented in the form of software functional units.
- the integrated unit if implemented in the form of a software functional unit and sold or used as an independent product, may be stored in a computer-readable storage medium.
- the technical solutions of the present application are essentially or part of contributions to the prior art, or all or part of the technical solutions can be embodied in the form of software products, and the computer software products are stored in a storage medium , including several instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to execute all or part of the steps of the methods described in the various embodiments of the present application.
- the aforementioned storage medium includes: U disk, mobile hard disk, read-only memory (ROM), random access memory (RAM), magnetic disk or optical disk and other media that can store program codes .
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Information Transfer Systems (AREA)
- Mobile Radio Communication Systems (AREA)
Abstract
本申请提供了一种发送装置、数据传输系统和数据传输方法,包括:共用模块和多个模拟前端AFE模块;共用模块用于:接收第一信息,对所述第一信息进行处理,得到第二信息,并将所述第二信息分别发送给所述多个模拟前端模块中的至少两个所述模拟前端模块;模拟前端模块,用于:对所述第二信息进行处理,得到第三信息,并发送所述第三信息。当数据传输设备连接多个接收装置时,只需要设置一个发送装置即可,相对于设置多个芯片,可以节省芯片在数据传输设备中占用的空间,减少发送装置的功耗。
Description
本申请实施例涉及通信领域,尤其涉及一种发送装置、数据传输系统和数据传输方法。
随着科技的发展,智能车辆(intelligent vehicle)(尤其是自动驾驶汽车(self-driving vehicle))成为全球汽车产业的重要发展方向。自动驾驶汽车能够运送人员或运输货物,极大提高人们的出行便利性和出行效率,未来将具有广阔的商业价值和社会价值。
自动驾驶车辆能够在无人操作的情况下,在导航中感测周围环境并实现自动驾驶。具体的,自动驾驶车辆可以通过诸如声波雷达、激光雷达、导航系统、里程计、加速仪、摄像头等设备检测关于车辆位置和周围事物的信息。
以摄像头为例,摄像头捕获的图像数据,通过传输系统传输到多域控制器(multiple domain controller,MDC),作为自动驾驶的输入。摄像头也可以将图像数据传输至座舱域控制器(cockpit domain controller,CDC),在车内大屏上显示图像,便于车内人员观察车周围的情况,以便在特定情况下主动介入车辆控制。
在某些场景中,可能要求摄像头向多个高性能计算平台(high-performance computing platform,HCP)(例如MDC、CDC)传输图像数据,也就是要求摄像头与多个HCP设备连接。摄像头侧为发送端,HCP设备侧为接收端。
当摄像头连接多个HCP设备时,摄像头中需要设置多个芯片,每个芯片连接一个HCP。多个芯片在摄像头中占用的体积过大,而且多个芯片的功耗较高。
因此,减少数据传输设备中的发送装置数量,降低芯片在设备中的体积占比和功耗是需要解决的技术问题。
发明内容
本申请实施例提供一种发送装置、数据传输方法和数据传输系统,用以减少数据传输设备中的芯片数量、体积占比和功耗。
第一方面,提供了一种发送装置,包括:共用模块和多个模拟前端(analog front end,AFE)模块。所述共用模块,用于:接收第一信息,对所述第一信息进行处理,得到第二信息,并将所述第二信息分别发送给所述多个模拟前端模块中的至少两个所述模拟前端模块。所述模拟前端模块,用于对所述第二信息进行处理,得到第三信息,并发送所述第三信息。例如,将所述第三信息发送给与所述模拟前端模块连接的接收装置。
上述第一方面中提供的发送装置中设置一个共用模块,共用模块可以对第一信息进行集中处理后,分发给多个独立的模拟前端模块,以便多个模拟前端模块分别发送给各自连接的接收装置。当数据传输设备连接多个接收装置(例如HCP)时,只需要设置一个发送装置即可,相对于设置多个芯片,可以节省芯片在数据传输设备中占用的空间,减少发送装置的功耗。
在一种可能的实现方式中,所述共用模块包括数字模块,所述数字模块,用于:对所述第一信息进行处理,得到第二信息。可选的,所述数字模块对所述第一信息进行的处理可以是数字处理。
在一种可能的实现方式中,所述共用模块包括数字模块和模拟模块;所述数字模块,用于:对所述第一信息进行处理,得到第四信息,并将所述第四信息发送给所述模拟模块;所述模拟模块,用于:对接收的所述第四信息进行处理,得到所述第二信息。可选的,所述数字模块对所述第一信息进行数字处理。所述模拟模块对所述第四信息进行模拟处理。
在一种可能的实现方式中,所述多个模拟前端模块包括:一个主模拟前端模块、一个或多个辅模拟前端模块;所述主模拟前端模块和所述辅模拟前端模块根据以下任一方式确定:预先配置的;或者,根据所述多个模拟前端模块分别连接的接收装置的优先级确定;或者,所述模拟前端模块与接收装置之间的链路建立顺序。
发送装置中包括多个模拟前端模块,多个模拟前端模块与各自连接的接收装置之间的链路上的数据传输可以互不干扰,但是多个链路同时工作时,对于某些需求可能会存在冲突,例如正向传输时钟存在冲突,或者正向重传需求存在冲突,或者多个HCP设备对同一摄像头的参数控制存在冲突等。基于此,为了避免冲突,可以对多个模拟前端模块进行主、辅划分。在多个链路的传输需求存在冲突时,以主模拟前端模块所在的链路的需求为准。
在一种可能的实现方式中,所述辅模拟前端模块发送所述第三信息时采用的正向传输时钟,与所述主模拟前端模块发送所述第三信息时采用的正向传输时钟相同。
在正向传输时钟不同时,可能需要为每个模拟前端模块配置独立的时钟电路、器件(例如锁相环PLL)等,这会增加发送设备的功耗,发送装置在数据传输设备中占用的空间也较大。在正向传输时钟相同时,可以节省发送设备的功耗、体积等。
在一种可能的实现方式中,所述正向传输时钟根据所述发送装置中的时钟电路确定。
在一种可能的实现方式中,所述正向传输时钟根据所述主模拟前端模块获得的反向传输时钟确定。
在一种可能的实现中,所述共用模块,具体用于:根据第一参数对所述第一信息进行处理,所述第一参数由主接收装置确定,所述主接收装置与所述主模拟前端模块连接。
共用模块可以对第一信息进行交织、预编码等处理,将共用模块对第一信息进行处理时采用的参数称为第一参数。为了避免多个链路对信息处理的需求不同而带来的冲突,可以主模拟前端模块所在的链路对信息处理的需求为准。
在一种可能的实现方式中,所述共用模块,还用于:进行重传调度,所述重传调度根据主接收装置的传输需求确定,所述主接收装置与所述主模拟前端模块连接。
为了避免多个链路的重传需求不同而带来的冲突,可以主模拟前端模块所在的链路的重传需求为准。
在一种可能的实现方式中,所述共用模块,还用于:发送第二参数的指示信息,所述第二参数的指示信息来自主接收装置,所述主接收装置与所述主模拟前端模块连接,所述第二参数用于控制输入设备。为了避免多个链路对于输入设备的需求不同而带来的冲突,可以主模拟前端模块所在的链路对输入设备的需求为准。
第二方面,提供了一种数据传输系统,包括:如上述第一方面及第一方面的任一种可能的实现方式中的发送装置和至少两个接收装置;其中,所述发送装置与所述接收装置为有线连接,所述发送装置中的不同模拟前端模块连接不同的接收装置。
上述第二方面中提供的数据传输系统中发送设备设置一个共用模块,共用模块可以对第一信息进行集中处理后,分发给多个独立的模拟前端模块,以便多个模拟前端模块分别 发送给各自连接的接收装置。当数据传输系统中数据传输设备连接多个接收装置(例如HCP)时,只需要设置一个发送装置即可,相对于设置多个芯片,可以节省芯片在数据传输设备中占用的空间,减少发送装置的功耗。
在一种可能的实现方式中,所述至少两个接收装置中任意两个所述接收装置的反向传输时钟差异小于第一预设值;所述反向传输时钟用于控制所述接收装置向所述发送装置进行信息传输。示例性的,以摄像头和HCP设备构成的数据传输系统为例,当HCP设备的反向传输时钟差异较大时,对于摄像头侧的发送装置来说,需要为每个模拟前端模块配置独立的时钟电路、器件(例如锁相环PLL)等,这会增加发送设备的功耗,发送装置在发送设备中占用的空间也较大。反向传输时钟差异较小时,可以节省发送设备的功耗、体积等。
在一种可能的实现方式中,所述至少两个接收装置中任意两个所述接收装置的晶振差值小于第二预设值;或者,所述至少两个接收装置所属的设备执行时钟同步。通过这两种方式中的任一方式,可以实现任意两个所述接收装置的反向传输时钟差异小于第一预设值。
在一种可能的实现方式中,与主模拟前端模块连接的主接收装置,还用于:向所述主模拟前端模块发送第一参数的指示信息;所述主模拟前端模块,还用于:将接收到的来自所述主接收装置的第一参数的指示信息发送给共用模块,所述第一参数用于对所述共用模块接收到的第一信息进行处理。可以理解的,共用模块可以对第一信息进行交织、预编码等处理,将共用模块对第一信息进行处理时采用的参数称为第一参数。为了避免多个链路对信息处理的需求不同而带来的冲突,可以主模拟前端模块所在的链路对信息处理的需求为准。
在一种可能的实现方式中,与主模拟前端模块连接的主接收装置,还用于:向所述主模拟前端模块发送第二参数的指示信息;所述主模拟前端模块,还用于:将接收到的来自所述主接收装置的第二参数的指示信息发送给共用模块,所述第二参数用于控制输入设备。为了避免多个链路对于输入设备的需求不同而带来的冲突,可以主模拟前端模块所在的链路对输入设备的需求为准。
以下第三方面至第七方面的技术效果可以参照第一方面至第二方面中的描述,重复之处不再赘述。
第三方面,提供了一种电子设备,包括:上述第一方面或第一方面中的任一种可能的实现中的发送装置。
第四方面,提供了一种数据传输方法,应用于发送装置,所述发送装置包括共用模块和多个模拟前端AFE模块。所述共用模块接收第一信息,对第一信息进行处理,得到第二信息,并将所述第二信息分别发送给所述多个模拟前端模块中的至少两个所述模拟前端模块。所述模拟前端模块对所述第二信息进行处理,得到第三信息,并发送所述第三信息。
在一种可能的实现方式中,所述共用模块可以对所述第一信息进行数字处理,得到第二信息;或者,对所述第一信息进行数字处理和模拟处理,得到第二信息。
在一种可能的实现方式中,可以根据预先配置、或所述多个模拟前端模块分别连接的接收装置的优先级、或所述模拟前端模块与接收装置之间的链路建立顺序,确定主模拟前端模块和辅模拟前端模块。
在一种可能的实现方式中,辅模拟前端模块发送所述第三信息时采用的正向传输时钟,与所述主模拟前端模块发送所述第三信息时采用的正向传输时钟相同。
在一种可能的实现方式中,正向传输时钟根据所述发送装置中的时钟电路确定。
在一种可能的实现方式中,正向传输时钟根据所述主模拟前端模块获得的反向传输时钟确定。
在一种可能的实现方式中,所述主模拟前端模块还可以接收来自主接收装置发送的第一参数的指示信息,并将所述第一参数的指示信息发送给所述共用模块,所述主接收装置与所述主模拟前端模块连接。所述共用模块在对所述第一信息进行处理时,可以是根据第一参数对所述第一信息进行处理。
在一种可能的实现方式中,所述共用模块还可以进行重传调度,所述重传调度根据主接收装置的传输需求确定,所述主接收装置与所述主模拟前端模块连接。
在一种可能的实现方式中,所述主模拟前端模块还可以接收来自主接收装置发送的第二参数的指示信息,并将所述第二参数的指示信息发送给所述共用模块。然后,所述共用模块发送第二参数的指示信息,所述第二参数用于控制输入设备。
第五方面,提供了一种电子设备,包括一个或多个处理器;所述处理器,用于执行计算机程序或指令,当所述计算机程序或指令被执行时,用于实现上述第四方面及第四方面任一可能的实现方式中的方法。所述计算机程序或指令可以存储在所述处理器中,也可以存储在存储器中,所述存储器与所述处理器耦合。所述存储器可以位于所述通信装置中,也可以不位于所述通信装置中。
在一种可能的实现方式中,所述电子设备还包括:收发器,所述收发器,用于发送所述处理器处理后的信号,或者接收输入给所述处理器的信号。所述收发器可以执行第四方面及第四方面任一可能的实现方式中电子设备执行的发送动作或接收动作。
第六方面,提供了一种计算机可读存储介质,用于存储计算机程序,所述计算机程序包括用于实现第四方面及第四方面任一可能的实现方式中的功能的指令。
或者,提供了一种计算机可读存储介质,用于存储计算机程序或指令,所述计算机程序或指令被执行时,实现上述第四方面及第四方面任一可能的实现方式中的方法。
第七方面,提供了一种计算机程序产品,所述计算机程序产品包括:计算机程序代码,当所述计算机程序代码在计算机上运行时,实现上述第四方面及第四方面任一可能的实现方式中的方法。
图1为本申请实施例适用的一种数据传输系统架构示意图;
图2为本申请实施例适用的一种数据传输系统架构示意图;
图3为本申请实施例适用的一种数据传输系统架构示意图;
图4为本申请实施例适用的一种电子设备结构示意图。
下面将结合附图,对本申请实施例进行详细描述。
为便于理解本申请实施例,接下来对本申请的应用场景进行介绍,本申请实施例描述的业务场景是为了更加清楚的说明本申请实施例的技术方案,并不构成对于本申请实施例提供的技术方案的限定,本领域普通技术人员可知,随着新业务场景的出现,本申请实施例提供的技术方案对于类似的技术问题,同样适用。
本申请适用于发送设备将相同的数据传输到多个接收设备的数据传输场景。例如,在自动驾驶场景中,摄像头捕获图像数据,向MDC、CDC等HCP设备进行图像数据传输,以便用户在HCP设备上观察车辆的周围情况,及时介入车辆控制。当然,HCP设备也可以向摄像头传输控制参数,以便摄像头捕获符合需求的图像数据。
如图1所示,提供了一种数据传输的系统架构示意图,包括摄像头和HCP设备。例如摄像头侧设置有传感器sensor,发送芯片。HCP设备侧设置有接收芯片和片上系统(system on a chip,SoC)。当摄像头与多个HCP设备(例如图1中的HCP1、HCP2)连接时,通常在摄像头中设置多个发送芯片(例如图1中发送芯片1、发送芯片2),每个发送芯片连接一个HCP设备侧的接收芯片。这种设置多个发送芯片的方式会导致摄像头的功耗高,而且在摄像头安装位置受限的情况下,不容易散热,导致摄像头容易损坏。
另外,可以考虑设置分路器,分路器的每一路连接一个HCP设备侧的接收芯片。但分路器会衰减信号,为了弥补信号衰减,需要提高信号发射功率,进而导致摄像头的功耗增加。另外,HCP设备向摄像头反向传输控制参数(实际上通过高低电平传输),如果多个HCP设备同时传输控制参数,摄像头中的发送芯片是无法识别这些控制参数来自哪个HCP设备,也无法正确识别出这些控制参数。
通常情况下,摄像头向HCP设备方向传输采用大带宽传输,HCP设备向摄像头方向传输采用小带宽传输。本申请中,将摄像头向HCP设备方向传输定义为正向传输,将HCP设备向摄像头方向传输定义为反向传输。可以理解的是,本申请实施例中的发送芯片也可以称为发送装置,发送芯片和/或发送装置不是只执行发送动作,也可以执行接收动作;同理,接收芯片和/或接收装置不是只执行接收动作,也可以执行发送动作。所以,发送芯片和/或发送装置中的“发送”和接收芯片和/或接收装置中的“接收”不应该造成对芯片和/或装置功能的限定。
上述介绍了摄像头中设置多个发送芯片会导致摄像头的功耗高,而且在摄像头安装位置受限的情况下,不容易散热,导致摄像头容易损坏。基于此,本申请对发送芯片进行了改进,改进后的发送芯片支持连接多个接收芯片,可以实现一对多的数据传输,从而可以降低发送设备侧的功耗和体积。
接下来将结合附图对方案进行详细介绍。附图中以虚线标识的特征或内容可理解为本申请实施例的可选操作或者可选结构。
首先,介绍本申请提供的发送装置,可以参见图2的发送芯片20。所述发送芯片20包括:共用模块、多个模拟前端AFE模块。
所述共用模块,用于:接收第一信息,对所述第一信息进行处理,得到第二信息,并将所述第二信息分别发送给所述多个模拟前端模块中的至少两个所述模拟前端模块。
所述模拟前端模块,用于:对所述第二信息进行处理,得到第三信息,并发送所述第三信息。
接下来,结合本申请提供的发送芯片20,介绍图2所示的数据传输系统,该系统包括:发送芯片20和至少两个接收芯片21。所述发送芯片20与所述接收芯片21为有线连接, 或者,无线连接。发送芯片20中的一个模拟前端模块连接一个接收芯片,不同的模拟前端模块连接不同的接收芯片。
可选的,数据传输系统还包括与发送芯片连接的输入设备。所述输入设备可以是摄像头中的传感器,或激光雷达传感器,或毫米波雷达等。
可选的,数据传输系统还包括与接收芯片连接的片上系统SoC。
上述介绍发送芯片20中的共用模块对接收到的第一信息进行处理,得到第二信息,共用模块可以接收输入设备发送的第一信息。第一信息可以是图像数据信息,也可以是控制信息或音频数据信息。所述共用模块对第一信息进行的处理可以是数字处理,也可以是数字处理和模拟处理。例如交织处理,预编码处理、调制处理等。
上述介绍发送芯片20中的共用模块将所述第二信息分别发送给所述多个模拟前端模块中的至少两个所述模拟前端模块,例如,一个发送芯片中设置有3个模拟前端模块,所述共用模块可以将第二信息分别发送给所述3个模拟前端模块,也可以是发送给这3个模拟前端模块中的任意两个模拟前端模块、或者特定两个模拟前端模块。
上述介绍的发送芯片20中的模拟前端模块对第二信息进行的处理可以是模拟处理。AFE通常为一组模拟信号处理的电路集合,用于敏感模拟信号的放大、滤波等。通常,模拟前端模块用于模拟信号的发送和接收,在用于发送信号时,将待发送信号映射为设定的电平,并通过功率放大、滤波等处理后发送出去。
上述实施例中,在发送芯片中设置一个共用模块,共用模块可以对第一信息进行集中处理后,分发给多个独立的模拟前端模块,以便多个模拟前端模块分别发送给各自连接的接收芯片。即使发送设备(例如摄像头)连接多个接收设备(例如HCP设备),发送设备中只需要设置一个发送芯片即可,相对于设置多个发送芯片,可以节省发送芯片在发送设备中占用的空间。并且,共用模块对采集的信息进行集中处理,相对于设置多个发送芯片分别进行处理,可以减少发送设备的功耗。
接下来对发送芯片20中的共用模块进行详细介绍。所述共用模块可以对来自输入设备的第一信息进行数字处理,可选的,还可以进行模拟处理。
在一种示例中,所述共用模块包括数字模块,所述数字模块,用于:对所述第一信息进行处理,得到第二信息。可选的,所述数字模块对所述第一信息进行的处理可以是数字处理。
在另一种示例中,所述共用模块包括数字模块和模拟模块;所述数字模块,用于:对所述第一信息进行处理,得到第四信息,并将所述第四信息发送给所述模拟模块;所述模拟模块,用于:对接收的所述第四信息进行处理,得到所述第二信息。可选的,所述数字模块对所述第一信息进行数字处理。所述模拟模块对所述第四信息进行模拟处理。
本申请提供的发送芯片20中括多个模拟前端模块,多个模拟前端模块与各自连接的接收芯片之间的链路上的数据传输可以互不干扰,但是多个链路同时工作时,对于某些需求可能会存在冲突,例如正向传输时钟存在冲突,或者正向重传需求存在冲突,或者多个HCP设备对同一摄像头的参数控制存在冲突等。基于此,为了避免冲突,可以对多个模拟前端模块进行主、辅划分。在多个链路的传输需求存在冲突时,以主模拟前端模块所在的链路的需求为准。在本申请中,将与主模拟前端模块连接的接收芯片称为主接收芯片,与辅模拟前端模块连接的接收芯片称为辅接收芯片。主模拟前端模块与主接收芯片之间的链 路称为主链路,辅模拟前端模块与辅接收芯片之间的链路称为辅链路。
例如,所述多个模拟前端模块包括:一个主模拟前端模块、一个或多个辅模拟前端模块。所述主模拟前端模块和所述辅模拟前端模块根据以下任一方式确定:
预先配置的;或者,所述主模拟前端模块和所述辅模拟前端模块协商的;或者,所述模拟前端模块与接收芯片之间的链路建立顺序;或者,根据所述多个模拟前端模块分别连接的接收芯片的优先级确定。
通常,发送芯片包括的多个模拟前端模块中只有一个主模拟前端模块,其它的模拟前端模块均为辅模拟前端模块。但不排除发送芯片包括的多个模拟前端模块中包括多个主模拟前端模块的情况。
接下来对所述主模拟前端模块和所述辅模拟前端模块的确定方式,及其他技术细节进行详细介绍。
方式1:预先配置的。
例如,发送芯片在出厂之前,管理员将多个模拟前端模块,划分出了哪个为主模拟前端模块,哪个为辅模拟前端模块,并为模拟前端模块配置主、辅标识。
方式2:所述主模拟前端模块和所述辅模拟前端模块协商的。
多个模拟前端模块可以在链路初始化建立过程中进行消息交互,协商出主模拟前端模块、辅模拟前端模块。
可选的,在协商出来后,主模拟前端模块可以向共用模块发送信息,告知共用模块,自身为主模拟前端模块。
方式3:根据所述模拟前端模块与接收芯片之间的链路建立顺序确定的。
例如,最先与接收芯片建立链路连接的模拟前端模块为主模拟前端模块。当然也可以是最后与接收芯片建立链路连接的模拟前端模块为主模拟前端模块。或者第二个或第三个与接收芯片建立链路连接的模拟前端模块为主模拟前端模块。
一种示例中,规定:任一模拟前端模块在与接收芯片建立链路连接时,向其它的模拟前端模块(也可以向共用模块)发送消息,告知自身已建立与接收芯片的链路连接,并告知建立链路连接的时间,则所有的模拟前端模块(也可以包括共用模块)就可以根据建立链路连接的时间,确定哪个模拟前端模块为主模拟前端模块。另一种示例中,规定:最先与接收芯片建立链路连接的模拟前端模块在与接收芯片建立链路连接时,向其它的模拟前端模块(也可以向共用模块)发送消息,告知自身已建立与接收芯片的链路连接,通过这种方式,也可以确定出哪个模拟前端模块为主模拟前端模块。
方式4:根据所述多个模拟前端模块分别连接的接收芯片的优先级确定。
例如,多个模拟前端模块之间互相告知模拟前端模块连接的接收芯片的优先级。多个接收芯片中优先级最高的接收芯片连接的模拟前端模块为主模拟前端模块,剩余的接收芯片连接的模拟前端模块为辅模拟前端模块。
可选的,多个模拟前端模块可以在链路初始化建立过程中,与接收芯片进行消息交互,获取各自连接的接收芯片的优先级。接收芯片的优先级通常为预先配置的。
另外,可以理解的是,共用模块需要知道哪个模拟前端模块是主模拟前端模块。例如出厂之前,管理员在共用模块中配置主模拟前端模块的标识。例如,主模拟前端模块向共用模块发送信息,告知共用模块自身为主模拟前端模块。再例如,辅模拟前端模块向共用 模块发送信息,告知共用模块哪个模拟前端模块为主模拟前端模块。
可选的,主模拟前端模块还可以告知与主模拟前端模块连接的接收芯片,该模拟前端模块为主模拟前端模块。可选的,辅模拟前端模块可以告知与辅模拟前端模块连接的接收芯片,该模拟前端模块为辅模拟前端模块。对于接收芯片来说,当接收芯片得知与自身连接的模拟前端模块为主模拟前端模块时,接收芯片就可以确定自身为主接收芯片。
接下来对发送芯片的正向传输时钟进行介绍。
需要说明的是,在本申请中,将发送芯片向接收芯片发送信息采用的传输时钟定义为正向传输时钟,即,正向传输时钟用于控制发送芯片向接收芯片进行信息传输。将接收芯片向发送芯片发送信息采用的传输时钟定义为反向传输时钟,即,反向传输时钟用于控制接收芯片向发送芯片进行信息传输。本申请中确定(同步)传输时钟,包括但不限于确定(同步)传输时钟的频率和/或相位。
发送芯片中所有的模拟前端模块在发送信息时采用的正向传输时钟可以是不同的。在正向传输时钟不同时,可能需要为每个模拟前端模块配置独立的时钟电路、器件(例如锁相环PLL)等,这会增加发送设备的功耗,发送芯片在发送设备中占用的空间也较大。为了节省功耗、体积,发送芯片中所有的模拟前端模块发送信息时采用的正向传输时钟均是相同的。在划分主、辅模拟前端模块的情况下,所述辅模拟前端模块发送所述第三信息时采用的正向传输时钟,与所述主模拟前端模块发送所述第三信息时采用的正向传输时钟相同。
在本申请中,包括但不限于采用以下任一方式来确定正向传输时钟。
方式1:所述正向传输时钟根据所述发送芯片中的时钟电路确定。
发送芯片中设置有时钟电路,发送芯片可以基于时钟电路生成正向传输时钟,以供任一模拟前端模块使用,或者生成多个正向传输时钟,供多个模拟前端模块使用。
方式2:所述正向传输时钟根据接收芯片采用的反向传输时钟确定。
例如,HCP设备通常会连接多个摄像头,为了保证多个摄像头的同步传输,往往由HCP设备侧的接收芯片,通过反向传输为摄像头侧的发送芯片提供接收芯片的反向传输时钟。摄像头侧的发送芯片可以基于反向传输时钟,生成正向传输时钟。例如,正向传输时钟与反向传输时钟相同,也可以是对反向传输时钟进行改进,得到正向传输时钟。
在实际应用中,发送芯片连接的多个接收芯片可能同时工作,也可能只有一部分接收芯片工作。可能只有主接收芯片工作,也可能主接收芯片和辅接收芯片同时工作。
接下来如图3(与图2相同之处不再重复介绍)所示,介绍在不同的接收芯片工作时,正向传输时钟的确定方式。
当只有HCP设备1工作时,接收芯片1(主接收芯片)通过链路1(主链路)向发送芯片中的模拟前端模块1(主模拟前端模块)进行反向传输时钟同步。模拟前端模块1向接收芯片1发送信息时(即链路1)采用的正向传输时钟基于接收芯片1的反向传输时钟确定。
当只有HCP设备2工作时,接收芯片2(辅接收芯片)通过链路2(辅链路)向发送芯片中的模拟前端模块2(辅模拟前端模块)进行反向传输时钟同步。模拟前端模块2向接收芯片2发送信息时(即链路2)采用的正向传输时钟基于接收芯片2的反向传输时钟 确定。
当HCP设备1和HCP设备2均工作时,接收芯片1向模拟前端模块1进行反向传输时钟同步。可选的,接收芯片2也可以向模拟前端模块2进行反向传输时钟同步。但模拟前端模块1向接收芯片1发送信息时(即链路1)采用的正向传输时钟基于接收芯片1的反向传输时钟确定。并且,模拟前端模块2向接收芯片2发送信息时(即链路2)采用的正向传输时钟基于接收芯片1的反向传输时钟确定。即,所述正向传输时钟根据所述主模拟前端模块获得的反向传输时钟确定。
接下来对接收芯片的反向传输时钟进行介绍。
如图3(与图2相同之处不再重复介绍)所示,一个发送芯片连接的至少两个接收芯片的反向传输时钟可以没有任何限制。当HCP设备的反向传输时钟差异较大时,对于摄像头侧的发送芯片来说,需要为每个模拟前端模块配置独立的时钟电路、器件(例如锁相环PLL)等,这会增加发送设备的功耗,发送芯片在发送设备中占用的空间也较大。为了节省功耗、体积,所述至少两个接收芯片中任意两个所述接收芯片的反向传输时钟差异小于第一预设值;所述反向传输时钟用于控制所述接收芯片向所述发送芯片进行信息传输。
此处的任意两个接收芯片的反向传输时钟差异,可以是任意两个接收芯片的反向传输时钟的相关参数的差值或比值,相关参数包括但不限于时钟频率、相位等。
所述第一预设值例如可以是差值是50ppm或100ppm。另外第一预设值可以是相对时钟差值,也可以是绝对时钟差异。可选的,绝对时钟可以采用全球同步的时钟为基准。
本申请中,包括但不限于通过以下任一方式,来实现任意两个所述接收芯片的反向传输时钟差异小于第一预设值。
方式1:所述至少两个接收芯片中任意两个所述接收芯片的晶振差值小于第二预设值。
例如,HCP1设备与HCP2设备选用具有一定精度要求的晶振,把晶振的误差控制在一定范围内,即小于第二预设值。所述第二预设值例如可以是50ppm或100ppm。
方式2:所述至少两个接收芯片所属的设备执行时钟同步,绝对时间差异不超过第三预设值。如图3所示(与图2相同之处不再重复介绍),例如,接收芯片1所属的设备HCP1(具体可以是HCP1设备中的ECU1)和接收芯片2所属的设备HCP2(具体可以是HCP1设备中的ECU2)之间进行反向传输时钟同步。例如,HCP1与HCP2之间有线连接,可以通过有线链路进行反向传输时钟同步。所述第三预设值例如可以是±1.5μs。
例如,至少两个HCP设备通过以太网(ethernet,ETH)连接。
上述介绍了共用模块可以对第一信息进行交织、预编码等处理,将共用模块对第一信息进行处理时采用的参数称为第一参数。
所述共用模块,用于:根据第一参数对所述第一信息进行处理。所述第一参数可以由发送芯片连接的多个接收芯片中的任一接收芯片确定,例如,所述第一参数由主芯片确定。为了对抗干扰和接收处理差错传播,保证传输质量,所述第一参数可以由主接收芯片根据信道的自身的处理能力确定。所述主接收芯片与所述主模拟前端模块连接。即主接收芯片,还用于:向所述主模拟前端模块发送第一参数的指示信息;所述主模拟前端模块,还用于:将接收到的来自所述主接收芯片的第一参数的指示信息发送给共用模块,所述第一参数用于对所述共用模块接收到的第一信息进行处理。
该第一参数可以用于进行数字处理,可选的,也可以用于进行模拟处理。第一参数包 括但不限于用于交织处理的参数和/或用于预编码处理的参数。
例如,共用模块中设置编解码子模块,所述编解码子模块根据第一参数对所述第一信息进行处理。
接下来介绍共用模块获知第一参数的几个示例。
在一个具体的示例中,主接收芯片可以向主模拟前端模块发送第一参数的指示信息,主模拟前端模块再将第一参数的指示信息发送给共用模块。辅接收芯片无需向辅模拟前端模块发送第一参数的指示信息。上述已经介绍过:主模拟前端模块可以告知接收芯片,模拟前端模块自身为主模拟前端模块,则接收芯片就可以确定接收芯片自身为主接收芯片。
在另一个具体的示例中,任一接收芯片均可以向各自连接的模拟前端模块发送第一参数的指示信息,主模拟前端模块再将第一参数的指示信息发送给共用模块。辅模拟前端模块无需向共用模块发送第一参数的指示信息。
在另一个具体的示例中,任一接收芯片均可以向各自连接的模拟前端模块发送第一参数的指示信息,主模拟前端模块和辅模拟前端模块再分别将各自获得的第一参数的指示信息发送给共用模块。共用模块可以基于主模拟前端模块发送的第一参数的指示信息确定第一参数,也可以基于辅模拟前端模块发送的第一参数的指示信息确定第一参数。
上述介绍的第一参数的指示信息可以是第一参数值,也可以是第一参数的索引,例如预编码的编码方式索引。
上述介绍了共用模块获知第一参数的几个示例,第一参数由多个接收芯片中的某个接收芯片(例如主接收芯片)确定,那其它的接收芯片也应知道该第一参数,以便根据第一参数进行解码等处理。以第一参数由主模拟前端模块为例,介绍辅接收芯片获知第一参数的几个示例。
一种示例1中,主模拟前端模块可以将第一参数的指示信息发送给辅模拟前端模块,辅模拟前端模块再将该第一参数的指示信息发送给辅接收芯片。
一种示例2中,主接收芯片将第一参数的指示信息发送给辅接收芯片。
综上,可以得知:主链路对应的第一参数配置,作为辅链路对应的第一参数配置。
接下来结合模拟前端模块与接收芯片链路建立的顺序,介绍通知第一参数的几个应用场景。
场景1:主链路先建立,辅链路后建立。
该场景可以采用上述的示例1,或者采用上述的示例2。
模拟前端模块在与接收芯片建立链路初期,可以先对建立的链路进行调试训练。在示例1中,主模拟前端模块可以在辅链路调制训练期间,通过info消息,告知辅模拟前端模块该第一参数的指示信息。在示例2中,主接收芯片可以在辅链路调制训练期间,通过info消息,告知辅接收芯片该第一参数的指示信息。
场景2:辅链路先建立,主链路后建立。
辅链路在建立起来后,共用模块先采用辅接收芯片确定的第一参数进行信息处理。后来发送芯片的主模拟前端模块发现主接收芯片上电了,则主模拟前端模块与主接收芯片建立链路连接。主接收芯片确定第一参数的指示信息,并发送给主模拟前端模块,主模拟前端模块可以将主接收芯片确定的第一参数的指示信息告知共用模块和辅模拟前端模块。共用模块不再采用辅模拟前端模块确定的第一参数进行信息处理,而是采用主模拟前端模块确定的第一参数进行信息处理。另外辅模拟前端模块与辅接收芯片之间的辅链路需要根据 主链路的第一参数进行重新调试训练。
在辅链路重新调制训练期间,主链路可以正常工作,也可以暂停工作,等到辅链路调制完成后,主链路和辅链路同时工作。
在一个示例中,本申请的数据传输系统可以支持重传调度。接下来对重传调度进行介绍。在实际应用中,模拟前端模块向接收芯片发送的数据块可能传输失败。基于此,发送芯片可以对传输失败的数据块进行重传。在进行重传时,模拟前端模块可以向共用模块发送重传控制信息,该重传控制信息可以用于重传该模拟前端模块传输失败的数据块。例如,该重传控制信息中包括该模拟前端模块传输失败的数据块的标识。共用模块根据重传控制信息,对来自输入设备的信息进行重新处理,得到新的数据块,发送给模拟前端模块,以便模拟前端模块重传给接收芯片。另外,可选的,共用模块中可以设置重传调度子模块,所述重传调度子模块用于重传调度。
发送芯片与接收芯片之间的链路包括多条,不同的链路上传输失败的数据块可能不同,例如,链路1上传输失败的数据块为数据块3和数据块5,而链路2上传输失败的数据块为数据块3和数据块4。在进行重传时,分为以下几种重传方式。
例如,兼顾多条链路的重传需求,针对链路1,重传数据块3和数据块5,针对链路2重传数据块3和数据块4,这种方式会提高共用模块的处理复杂度。
例如,针对链路1和2,均重传数据块3、4、5。但对于链路1来说,无需重传数据块4;对于链路2来说,无需重传数据块5。重传未传输失败的数据块会占用带宽,且会提高处理的复杂度。
例如,基于任一链路的重传需求为准来进行重传,例如以主链路的传输需求为准,主链路上重传主链路上传输失败的数据块3和5,辅链路上也重传主链路上传输失败的数据块3和5。基于此,可以得出,所述共用模块,还用于:进行重传调度,所述重传调度根据主接收芯片(即主链路)的传输需求确定,所述主接收芯片与所述主模拟前端模块连接。例如,共用模块接收所述主模拟前端模块传递的重传控制信息,重传控制信息用于重传主模拟前端模块传输失败的数据块。可选的,主模拟前端模块传输失败的数据块,通过所述主模拟前端模块和所述辅模拟前端模块发送。也就是辅模拟前端模块也会重传主模拟前端模块传输失败的数据块。
在实际应用中,HCP设备可以对摄像头进行参数配置、参数调整、在线升级、在线诊断等处理。接收设备(例如HCP设备)对发送设备(例如摄像头)的参数控制可以定义为反向控制。例如,接收芯片向发送芯片中的模拟前端模块发送第二参数的指示信息,所述第二参数用于控制输入设备(输入设备位于发送设备中),接收芯片可以从与接收芯片连接的片上系统Soc获取第二参数的指示信息。所述共用模块可以发送第二参数的指示信息(例如向输入设备发送第二参数的指示信息)。
一个示例中,接收设备对发送设备的反向控制,可以只由其中一个接收设备来控制,无效其它的接收设备的控制。
一个示例中,多个接收设备进行分工,分别控制发送设备的某些反向控制参数。例如,其中一个HCP设备控制摄像头的高动态范围图像(high-dynamic range,HDR)参数,另一个HCP设备控制摄像头的同步拍照触发参数。再例如,一个接收设备作为主控设备来控 制发送设备的某些反向功能,例如参数配置、参数调整、部分在线升级、部分在线诊断。另一个接收设备作为辅控设备仅具备部分功能,如仅支持部分在线升级和部分在线诊断。
综上,在划分主、辅模拟前端模块(即主、辅接收芯片)的情况下,主接收芯片,还用于:向所述主模拟前端模块发送第二参数的指示信息。所述主模拟前端模块,还用于:将接收到的来自所述主接收芯片的第二参数的指示信息发送给共用模块,所述第二参数用于控制输入设备。所述共用模块,还用于:发送第二参数的指示信息(例如向输入设备发送第二参数的指示信息),所述第二参数的指示信息来自主接收芯片,所述主接收芯片与所述主模拟前端模块连接,所述第二参数用于控制输入设备。
例如,共用模块中设置控制参数传递子模块,所述控制参数传递子模块用于向输入设备发送第二参数的指示信息。
上述介绍了接收芯片向发送芯片进行参数控制,本申请中将接收芯片向发送芯片传输数据定义为反向传输数据,发送芯片可以通过不同的模拟前端模块接收不同的接收芯片发送的反向传输数据(例如AFE1和AFE2分别接收链路1和链路2的反向传输数据),并使用共用模块对反向传输数据进行解析。以下介绍3种反向接收处理机制。
a)仅一条链路工作时,共用模块对该链路的反向传输数据进行接收处理。
b)当多条链路同时工作时,对多条链路的反向传输数据同时进行处理,当出现冲突时,以主链路为准。例如,重传的数据块不同,或者,HCP1设备需要时间较长的曝光时间,HCP2设备需要较高的帧率,这两个需求有冲突。
c)当多条链路同时工作时,仅对主链路的反向传输数据进行处理。
在本申请中,使用共用模块和独立的模拟前端模块的一对多的发送芯片结构,配合传输时钟同步,反向控制参数同步等,降低发送芯片的功耗和体积。
在一个示例中,本申请提供了一种电子设备,包括:上述介绍的发送芯片。
基于同样的发明构思,本申请提供了一种数据传输的方法。该方法和数据传输的系统解决问题的原理相似,所产生的技术效果也相似,可以相互参考。
该方法应用于发送装置,所述电子设备包括共用模块和多个模拟前端AFE模块。
首先,所述共用模块接收第一信息,对所述第一信息进行处理,得到第二信息,并将所述第二信息分别发送给所述多个模拟前端模块中的至少两个所述模拟前端模块。
然后,所述模拟前端模块对所述第二信息进行处理,得到第三信息,并发送所述第三信息。
在一个示例中,所述共用模块可以对所述第一信息进行数字处理,得到第二信息;或者,对所述第一信息进行数字处理和模拟处理,得到第二信息。
在一个示例中,可以根据预先配置、或所述多个模拟前端模块分别连接的接收装置的优先级、或所述模拟前端模块与接收装置之间的链路建立顺序,确定主模拟前端模块和辅模拟前端模块。
在一个示例中,辅模拟前端模块发送所述第三信息时采用的正向传输时钟,与所述主模拟前端模块发送所述第三信息时采用的正向传输时钟相同。
在一个示例中,正向传输时钟根据所述发送装置中的时钟电路确定。
在一个示例中,正向传输时钟根据所述主模拟前端模块获得的反向传输时钟确定。
在一个示例中,主接收装置向主模拟前端模块发送第一参数的指示信息,所述主模拟前端模块还可以接收来自主接收装置发送的第一参数的指示信息,并将所述第一参数的指示信息发送给所述共用模块,所述主接收装置与所述主模拟前端模块连接。所述共用模块在对所述第一信息进行处理时,可以是根据第一参数对所述第一信息进行处理。
在一个示例中,所述共用模块还可以进行重传调度,所述重传调度根据主接收装置的传输需求确定,所述主接收装置与所述主模拟前端模块连接。
在一个示例中,主接收装置向主模拟前端模块发送第二参数的指示信息,所述主模拟前端模块还可以接收来自主接收装置发送的第二参数的指示信息,并将所述第二参数的指示信息发送给所述共用模块。然后,所述共用模块发送第二参数的指示信息,所述第二参数用于控制输入设备。
如图4所示,提供了一种电子设备400,电子设备400可以包括:处理器410,可选的,还包括收发器420、存储器430。该收发器420,可以用于接收程序或指令并传输至所述处理器410,或者,该收发器420可以用于该装置400与其他通信设备进行通信交互,比如交互控制信令和/或业务数据等。该收发器420可以为代码和/或数据读写收发器,或者,该收发器420可以为处理器与收发机之间的信号传输收发器。所述处理器410和所述存储器430之间电耦合。
示例的,所述存储器430,用于存储计算机程序或指令;所述处理器410,可以用于调用所述存储器430中存储的计算机程序或指令,执行上述示例中电子设备执行的方法,或者通过所述收发器420执行上述示例中电子设备执行的方法。
本申请提供了一种计算机可读存储介质,用于存储计算机程序,所述计算机程序包括用于实现上述数据传输的方法的指令。
或者,一种计算机可读存储介质,用于存储计算机程序或指令,所述计算机程序或指令被执行时,实现上述数据传输的方法由电子设备执行的方法。
本申请提供了一种计算机程序产品,所述计算机程序产品包括:计算机程序代码,当所述计算机程序代码在计算机上运行时,实现上述数据传输的方法中由电子设备执行的方法。
另外,本申请实施例中提及的处理器可以是中央处理器(central processing unit,CPU),基带处理器,基带处理器和CPU可以集成在一起,或者分开,还可以是网络处理器(network processor,NP)或者CPU和NP的组合。处理器还可以进一步包括硬件芯片或其他通用处理器。上述硬件芯片可以是专用集成电路(application-specific integrated circuit,ASIC),可编程逻辑器件(programmable logic device,PLD)或其组合。上述PLD可以是复杂可编程逻辑器件(complex programmable logic device,CPLD),现场可编程逻辑门阵列(field-programmable gate array,FPGA),通用阵列逻辑(generic array logic,GAL)及其他可编程逻辑器件、分立门或者晶体管逻辑器件、分立硬件组件等或其任意组合。通用处理器可以是微处理器或者该处理器也可以是任何常规的处理器等。
本申请实施例中提及的存储器可以是易失性存储器或非易失性存储器,或可包括易失性和非易失性存储器两者。其中,非易失性存储器可以是只读存储器(Read-Only Memory, ROM)、可编程只读存储器(Programmable ROM,PROM)、可擦除可编程只读存储器(Erasable PROM,EPROM)、电可擦除可编程只读存储器(Electrically EPROM,EEPROM)或闪存。易失性存储器可以是随机存取存储器(Random Access Memory,RAM),其用作外部高速缓存。通过示例性但不是限制性说明,许多形式的RAM可用,例如静态随机存取存储器(Static RAM,SRAM)、动态随机存取存储器(Dynamic RAM,DRAM)、同步动态随机存取存储器(Synchronous DRAM,SDRAM)、双倍数据速率同步动态随机存取存储器(Double Data Rate SDRAM,DDR SDRAM)、增强型同步动态随机存取存储器(Enhanced SDRAM,ESDRAM)、同步连接动态随机存取存储器(Synchlink DRAM,SLDRAM)和直接内存总线随机存取存储器(Direct Rambus RAM,DR RAM)。应注意,本申请描述的存储器旨在包括但不限于这些和任意其它适合类型的存储器。
本申请实施例中提及的收发器中可以包括单独的发送器,和/或,单独的接收器,也可以是发送器和接收器集成一体。收发器可以在相应的处理器的指示下工作。可选的,发送器可以对应物理设备中发射机,接收器可以对应物理设备中的接收机。
本领域普通技术人员可以意识到,结合本文中所公开的实施例中描述的各方法步骤和单元,能够以电子硬件、计算机软件或者二者的结合来实现,为了清楚地说明硬件和软件的可互换性,在上述说明中已经按照功能一般性地描述了各实施例的步骤及组成。这些功能究竟以硬件还是软件方式来执行,取决于技术方案的特定应用和设计约束条件。本领域普通技术人员可以对每个特定的应用来使用不同方法来实现所描述的功能,但是这种实现不应认为超出本申请的范围。
在本申请所提供的几个实施例中,应该理解到,所揭露的系统、装置和方法,可以通过其它的方式实现。例如,以上所描述的装置实施例仅仅是示意性的,例如,所述单元的划分,仅仅为一种逻辑功能划分,实际实现时可以有另外的划分方式,例如多个单元或组件可以结合或者可以集成到另一个系统,或一些特征可以忽略,或不执行。另外,所显示或讨论的相互之间的耦合或直接耦合或通信连接可以是通过一些接口、装置或单元的间接耦合或通信连接,也可以是电的,机械的或其它的形式连接。
所述作为分离部件说明的单元可以是或者也可以不是物理上分开的,作为单元显示的部件可以是或者也可以不是物理单元,即可以位于一个地方,或者也可以分布到多个网络单元上。可以根据实际的需要选择其中的部分或者全部单元来实现本申请实施例方案的目的。
另外,在本申请各个实施例中的各功能单元可以集成在一个处理单元中,也可以是各个单元单独物理存在,也可以是两个或两个以上单元集成在一个单元中。上述集成的单元既可以采用硬件的形式实现,也可以采用软件功能单元的形式实现。
所述集成的单元如果以软件功能单元的形式实现并作为独立的产品销售或使用时,可以存储在一个计算机可读取存储介质中。基于这样的理解,本申请的技术方案本质上或者说对现有技术做出贡献的部分,或者该技术方案的全部或部分可以以软件产品的形式体现出来,该计算机软件产品存储在一个存储介质中,包括若干指令用以使得一台计算机设备(可以是个人计算机,服务器,或者网络设备等)执行本申请各个实施例所述方法的全部或部分步骤。而前述的存储介质包括:U盘、移动硬盘、只读存储器(read-only memory,ROM)、随机存取存储器(random access memory,RAM)、磁碟或者光盘等各种可以存储程序代码的介质。
本申请中的“和/或”,描述关联对象的关联关系,表示可以存在三种关系,例如,A和/或B,可以表示:单独存在A,同时存在A和B,单独存在B这三种情况。字符“/”一般表示前后关联对象是一种“或”的关系。本申请中所涉及的多个,是指两个或两个以上。另外,需要理解的是,在本申请的描述中,“第一”、“第二”等词汇,仅用于区分描述的目的,而不能理解为指示或暗示相对重要性,也不能理解为指示或暗示顺序。
尽管已描述了本申请的优选实施例,但本领域内的技术人员一旦得知了基本创造性概念,则可对这些实施例作出另外的变更和修改。所以,所附权利要求意欲解释为包括优选实施例以及落入本申请范围的所有变更和修改。
显然,本领域的技术人员可以对本申请实施例进行各种改动和变型而不脱离本申请实施例的精神和范围。这样,倘若本申请实施例的这些修改和变型属于本申请权利要求及其等同技术的范围之内,则本申请也意图包括这些改动和变型在内。
Claims (26)
- 一种发送装置,其特征在于,包括:共用模块和多个模拟前端AFE模块;所述共用模块,用于:接收第一信息,对所述第一信息进行处理,得到第二信息,并将所述第二信息分别发送给所述多个模拟前端模块中的至少两个所述模拟前端模块;所述模拟前端模块,用于:对所述第二信息进行处理,得到第三信息,并发送所述第三信息。
- 如权利要求1所述的发送装置,其特征在于,所述共用模块包括数字模块,所述数字模块,用于:对所述第一信息进行处理,得到第二信息;或者,所述共用模块包括数字模块和模拟模块;所述数字模块,用于:对所述第一信息进行处理,得到第四信息,并将所述第四信息发送给所述模拟模块;所述模拟模块,用于:对接收的所述第四信息进行处理,得到所述第二信息。
- 如权利要求1或2所述的发送装置,其特征在于,所述多个模拟前端模块包括:一个主模拟前端模块、一个或多个辅模拟前端模块;所述主模拟前端模块和所述辅模拟前端模块根据以下任一方式确定:预先配置的;或者,根据所述多个模拟前端模块分别连接的接收装置的优先级确定;或者,所述模拟前端模块与所述接收装置之间的链路建立顺序。
- 如权利要求3所述的发送装置,其特征在于,所述辅模拟前端模块发送所述第三信息时采用的正向传输时钟,与所述主模拟前端模块发送所述第三信息时采用的正向传输时钟相同。
- 如权利要求4所述的发送装置,其特征在于,所述正向传输时钟根据所述发送装置中的时钟电路确定。
- 如权利要求4所述的发送装置,其特征在于,所述正向传输时钟根据所述主模拟前端模块获得的反向传输时钟确定。
- 如权利要求3-6任一项所述的发送装置,其特征在于,所述共用模块,具体用于:根据第一参数对所述第一信息进行处理,所述第一参数由主接收装置确定,所述主接收装置与所述主模拟前端模块连接。
- 如权利要求3-7任一项所述的发送装置,其特征在于,所述共用模块,还用于:进行重传调度,所述重传调度根据主接收装置的传输需求确定,所述主接收装置与所述主模拟前端模块连接。
- 如权利要求3-8任一项所述的发送装置,其特征在于,所述共用模块,还用于:发送第二参数的指示信息,所述第二参数的指示信息来自主接收装置,所述主接收装置与所述主模拟前端模块连接,所述第二参数用于控制输入设备。
- 一种数据传输系统,其特征在于,包括:如权利要求1-9任一项所述的发送装置和至少两个接收装置;其中,所述发送装置与所述接收装置为有线连接,所述发送装置中的不同模拟前端模块连接不同的接收装置。
- 如权利要求10所述的系统,其特征在于,所述至少两个接收装置中任意两个所述接收装置的反向传输时钟差异小于第一预设值;所述反向传输时钟用于控制所述接收装置 向所述发送装置进行信息传输。
- 如权利要求10或11所述的系统,其特征在于,所述至少两个接收装置中任意两个所述接收装置的晶振差值小于第二预设值;或者,所述至少两个接收装置所属的设备执行时钟同步。
- 如权利要求10或11所述的系统,其特征在于,与主模拟前端模块连接的主接收装置,还用于:向所述主模拟前端模块发送第一参数的指示信息;所述主模拟前端模块,还用于:将接收到的所述第一参数的指示信息发送给共用模块;所述共用模块,具体用于:根据第一参数对所述第一信息进行处理。
- 如权利要求10或11所述的系统,其特征在于,与主模拟前端模块连接的主接收装置,还用于:向所述主模拟前端模块发送第二参数的指示信息;所述主模拟前端模块,还用于:将接收到的所述第二参数的指示信息发送给共用模块,所述第二参数用于控制输入设备。
- 一种数据传输方法,其特征在于,应用于发送装置,所述发送装置包括共用模块和多个模拟前端AFE模块,包括:所述共用模块接收第一信息,对第一信息进行处理,得到第二信息,并将所述第二信息分别发送给所述多个模拟前端模块中的至少两个所述模拟前端模块;所述模拟前端模块对所述第二信息进行处理,得到第三信息,并发送所述第三信息。
- 如权利要求15所述的方法,其特征在于,所述对所述第一信息进行处理,得到第二信息,包括:对所述第一信息进行数字处理,得到第二信息;或者,对所述第一信息进行数字处理和模拟处理,得到第二信息。
- 如权利要求15或16所述的方法,其特征在于,还包括:根据预先配置、或所述多个模拟前端模块分别连接的接收装置的优先级、或所述模拟前端模块与接收装置之间的链路建立顺序,确定主模拟前端模块和辅模拟前端模块。
- 如权利要求15-17任一项所述的方法,其特征在于,所述辅模拟前端模块发送所述第三信息时采用的正向传输时钟,与所述主模拟前端模块发送所述第三信息时采用的正向传输时钟相同。
- 如权利要求18所述的方法,其特征在于,所述正向传输时钟根据所述发送装置中的时钟电路确定。
- 如权利要求18所述的方法,其特征在于,所述正向传输时钟根据所述主模拟前端模块获得的反向传输时钟确定。
- 如权利要求17-20任一项所述的方法,其特征在于,还包括:所述主模拟前端模块接收来自主接收装置发送的第一参数的指示信息,并将所述第一参数的指示信息发送给所述共用模块,所述主接收装置与所述主模拟前端模块连接;所述对所述第一信息进行处理,包括:根据所述第一参数对所述第一信息进行处理。
- 如权利要求17-21任一项所述的方法,其特征在于,还包括:所述共用模块进行重传调度,所述重传调度根据主接收装置的传输需求确定,所述主接收装置与所述主模拟前端模块连接。
- 如权利要求17-22任一项所述的方法,其特征在于,还包括:所述主模拟前端模块接收来自主接收装置发送的第二参数的指示信息,并将所述第二 参数的指示信息发送给所述共用模块;所述共用模块发送第二参数的指示信息,所述第二参数用于控制输入设备。
- 一种电子设备,其特征在于,包括:一个或多个处理器;所述处理器与存储器耦合,所述存储器中存储有计算机程序或指令;所述处理器用于执行所述存储器中存储的所述计算机程序或指令,当所述计算机程序或指令被执行时,用于实现如权利要求15-23中任一项所述的方法。
- 一种计算机可读存储介质,其特征在于,所述存储介质中存储有计算机程序或指令,当所述计算机程序或指令被执行时,实现如权利要求15-23中任一项所述的方法。
- 一种计算机程序产品,其特征在于,所述计算机程序产品包括:计算机程序代码,当所述计算机程序代码在计算机上运行时,实现如权利要求15-23中任一项所述的方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202180000306.5A CN112740648B (zh) | 2021-01-08 | 2021-01-08 | 一种发送装置、数据传输系统和数据传输方法 |
PCT/CN2021/070972 WO2022147798A1 (zh) | 2021-01-08 | 2021-01-08 | 一种发送装置、数据传输系统和数据传输方法 |
EP21916853.1A EP4274214A4 (en) | 2021-01-08 | 2021-01-08 | TRANSMITTING DEVICE, DATA TRANSMISSION SYSTEM AND DATA TRANSMISSION METHOD |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2021/070972 WO2022147798A1 (zh) | 2021-01-08 | 2021-01-08 | 一种发送装置、数据传输系统和数据传输方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022147798A1 true WO2022147798A1 (zh) | 2022-07-14 |
Family
ID=75596496
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2021/070972 WO2022147798A1 (zh) | 2021-01-08 | 2021-01-08 | 一种发送装置、数据传输系统和数据传输方法 |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP4274214A4 (zh) |
CN (1) | CN112740648B (zh) |
WO (1) | WO2022147798A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116243341A (zh) * | 2022-12-22 | 2023-06-09 | 国汽大有时空科技(安庆)有限公司 | 全国一体化的ppp-rtk服务系统构建方法、装置及系统 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1491038A (zh) * | 2002-10-19 | 2004-04-21 | 三星电子株式会社 | 数字广播系统发送装置及方法 |
CN101442389A (zh) * | 2007-11-23 | 2009-05-27 | 华为技术有限公司 | 一种多天线系统的数据发送、接收方法及装置 |
US20090267746A1 (en) * | 2008-04-23 | 2009-10-29 | Martec Corporation | Multi-Port Receiver |
CN102202030A (zh) * | 2011-03-25 | 2011-09-28 | 北京智网能达科技有限公司 | 适用于ami的有线无线融合的数据传输系统及方法 |
CN208369601U (zh) * | 2018-07-05 | 2019-01-11 | 西安云维智联科技有限公司 | 一种高速1553b总线通信接口模块 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8165133B2 (en) * | 2006-12-22 | 2012-04-24 | Broadcom Corporation | Physical layer device with integrated switch |
US8571124B2 (en) * | 2007-05-02 | 2013-10-29 | Sigma Designs Israel S.D.I. Ltd. | Multiple input, multiple output (MIMO) communication system over in-premises wires |
JP5070034B2 (ja) * | 2007-12-26 | 2012-11-07 | 株式会社日立製作所 | ネットワークシステム、光集線装置及び光ネットワーク装置 |
US8060663B2 (en) * | 2009-07-30 | 2011-11-15 | Lsi Corporation | Physical layer interface for computing devices |
US8971210B1 (en) * | 2011-05-23 | 2015-03-03 | Redpine Signals, Inc. | Reconfigurable multi-stream processor for multiple-input multiple-output (MIMO) wireless networks |
JP6034699B2 (ja) * | 2013-01-07 | 2016-11-30 | ルネサスエレクトロニクス株式会社 | 半導体装置及びそのコマンド制御方法 |
WO2014107857A1 (zh) * | 2013-01-10 | 2014-07-17 | 华为技术有限公司 | 一种dsl系统信号处理方法、装置及系统 |
CN108449115B (zh) * | 2018-01-04 | 2020-09-08 | 北京智芯微电子科技有限公司 | 基于信噪比优选的载波和无线物理层融合的系统及方法 |
-
2021
- 2021-01-08 WO PCT/CN2021/070972 patent/WO2022147798A1/zh unknown
- 2021-01-08 CN CN202180000306.5A patent/CN112740648B/zh active Active
- 2021-01-08 EP EP21916853.1A patent/EP4274214A4/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1491038A (zh) * | 2002-10-19 | 2004-04-21 | 三星电子株式会社 | 数字广播系统发送装置及方法 |
CN101442389A (zh) * | 2007-11-23 | 2009-05-27 | 华为技术有限公司 | 一种多天线系统的数据发送、接收方法及装置 |
US20090267746A1 (en) * | 2008-04-23 | 2009-10-29 | Martec Corporation | Multi-Port Receiver |
CN102202030A (zh) * | 2011-03-25 | 2011-09-28 | 北京智网能达科技有限公司 | 适用于ami的有线无线融合的数据传输系统及方法 |
CN208369601U (zh) * | 2018-07-05 | 2019-01-11 | 西安云维智联科技有限公司 | 一种高速1553b总线通信接口模块 |
Non-Patent Citations (1)
Title |
---|
See also references of EP4274214A4 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116243341A (zh) * | 2022-12-22 | 2023-06-09 | 国汽大有时空科技(安庆)有限公司 | 全国一体化的ppp-rtk服务系统构建方法、装置及系统 |
CN116243341B (zh) * | 2022-12-22 | 2023-12-05 | 国汽大有时空科技(安庆)有限公司 | 全国一体化的ppp-rtk服务系统构建方法、装置及系统 |
Also Published As
Publication number | Publication date |
---|---|
EP4274214A1 (en) | 2023-11-08 |
CN112740648B (zh) | 2022-08-09 |
EP4274214A4 (en) | 2024-03-06 |
CN112740648A (zh) | 2021-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10366548B2 (en) | Unmanned aerial vehicle communications methods and systems | |
WO2019196829A1 (zh) | 旁链路的操作方法和终端 | |
JP6580865B2 (ja) | オーディオビデオブリッジングネットワークのリンプホーム動作 | |
WO2022133821A1 (zh) | 一种小区切换的方法及装置 | |
CN107968692B (zh) | 一种无人机的通信方法、通信装置及无人机 | |
US20190253853A1 (en) | Methods and systems for vehicle data upload | |
CN108429576B (zh) | 无人机通信方法、控制终端及无人机控制系统 | |
US20200285230A1 (en) | Unmanned aerial vehicle system and communication method | |
WO2022147798A1 (zh) | 一种发送装置、数据传输系统和数据传输方法 | |
US20230156756A1 (en) | Method and apparatus for sending auxiliary information, method and apparatus for receiving auxiliary information, terminal, and network side device | |
JP2007300331A (ja) | 車載データベースシステム | |
US11715337B2 (en) | Controller diagnostic device and method thereof | |
US20150220459A1 (en) | Distributed i/o control system, distributed i/o control method, and master station and slave station for distributed i/o control system | |
CN113630738A (zh) | 一种侧行链路通信方法及装置 | |
US20230007460A1 (en) | Method and system for segmenting and transmiting data between computing devices and vehicle head units | |
JP6882717B2 (ja) | 通信方法、車載通信装置、及び通信プログラム | |
WO2022140995A1 (zh) | 数据传输方法、装置及相关设备 | |
WO2020250778A1 (ja) | 通信装置および通信方法、並びにプログラム | |
EP4203352A1 (en) | Communication method and apparatus | |
WO2021195956A1 (zh) | 时钟校准方法及装置 | |
CN112422771B (zh) | 一种资源重置系统 | |
CN113132425B (zh) | 一种车队信息传输方法、装置及设备 | |
US11696104B1 (en) | BLE link-cluster architecture | |
CN114513523B (zh) | 数据同步方法、装置、设备及存储介质 | |
US20230069718A1 (en) | Data Communication Method and Related Apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21916853 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2021916853 Country of ref document: EP Effective date: 20230803 |