WO2022067520A9 - 显示基板及其制作方法、显示装置 - Google Patents
显示基板及其制作方法、显示装置 Download PDFInfo
- Publication number
- WO2022067520A9 WO2022067520A9 PCT/CN2020/118879 CN2020118879W WO2022067520A9 WO 2022067520 A9 WO2022067520 A9 WO 2022067520A9 CN 2020118879 W CN2020118879 W CN 2020118879W WO 2022067520 A9 WO2022067520 A9 WO 2022067520A9
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- area
- display substrate
- display
- substrate
- line
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 313
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 37
- 230000005540 biological transmission Effects 0.000 claims abstract description 49
- 230000002093 peripheral effect Effects 0.000 claims abstract description 46
- 239000003292 glue Substances 0.000 claims abstract description 42
- 239000010410 layer Substances 0.000 claims description 231
- 239000008393 encapsulating agent Substances 0.000 claims description 98
- 125000006850 spacer group Chemical group 0.000 claims description 77
- 238000005538 encapsulation Methods 0.000 claims description 73
- 239000002184 metal Substances 0.000 claims description 66
- 239000000463 material Substances 0.000 claims description 41
- 239000000853 adhesive Substances 0.000 claims description 29
- 230000001070 adhesive effect Effects 0.000 claims description 29
- 239000011229 interlayer Substances 0.000 claims description 15
- 238000004806 packaging method and process Methods 0.000 abstract description 38
- 238000000034 method Methods 0.000 description 27
- 239000000565 sealant Substances 0.000 description 27
- 230000000694 effects Effects 0.000 description 20
- 238000010586 diagram Methods 0.000 description 17
- 238000000059 patterning Methods 0.000 description 11
- 238000000149 argon plasma sintering Methods 0.000 description 10
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 9
- 229910052760 oxygen Inorganic materials 0.000 description 9
- 239000001301 oxygen Substances 0.000 description 9
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 9
- 230000002708 enhancing effect Effects 0.000 description 7
- 239000010408 film Substances 0.000 description 5
- 230000001965 increasing effect Effects 0.000 description 5
- 239000007769 metal material Substances 0.000 description 4
- 238000012858 packaging process Methods 0.000 description 4
- 238000005245 sintering Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000005260 corrosion Methods 0.000 description 3
- 230000007797 corrosion Effects 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000007667 floating Methods 0.000 description 2
- 239000012044 organic layer Substances 0.000 description 2
- 238000007789 sealing Methods 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 230000032683 aging Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000006056 electrooxidation reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 239000002346 layers by function Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1339—Gaskets; Spacers; Sealing of cells
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/84—Passivation; Containers; Encapsulations
- H10K50/842—Containers
- H10K50/8426—Peripheral sealing arrangements, e.g. adhesives, sealants
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/87—Passivation; Containers; Encapsulations
- H10K59/871—Self-supporting sealing arrangements
- H10K59/8722—Peripheral sealing arrangements, e.g. adhesives, sealants
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/88—Dummy elements, i.e. elements having non-functional features
Definitions
- the present disclosure relates to the field of display technology, and in particular, to a display substrate, a manufacturing method thereof, and a display device.
- Organic Light-Emitting Diode (English: Organic Light-Emitting Diode, OLED for short)
- the metal layer and organic layer in the display device are extremely sensitive to water vapor and oxygen. When the water vapor and oxygen penetrate into the display device, the metal layer and the organic layer will occur. Oxidation leads to the shrinkage of the light-emitting area and the appearance of non-light-emitting parts, and the non-light-emitting parts caused by water vapor and oxygen will increase with time, which will speed up the aging speed of the device and greatly shorten the service life of the display device.
- the display device is generally packaged. There are many existing packaging methods, for example, a display device is packaged by using a frame sealing glue (eg, Frit glue) and a packaging cover plate.
- a frame sealing glue eg, Frit glue
- the purpose of the present disclosure is to provide a display substrate, a manufacturing method thereof, and a display device.
- a first aspect of the present disclosure provides a display substrate, including: a display area and a non-display area surrounding the display area; the non-display area includes an encapsulation glue area, and the non-display area is provided with a first power line and a second Two power cords;
- the first power cord includes: a transmission part and a first wire inlet part connected to the transmission part, the transmission part is located between the display area and the first wire inlet part, and the transmission part is along the first wire inlet part. extending in a direction, at least part of the first wire entry portion extends along a second direction, and the first direction intersects with the second direction;
- the second power cord includes: a peripheral portion and two second wire entry portions; the peripheral portion surrounds the display area, the peripheral portion has an opening, and the two ends of the peripheral portion at the opening are connected to the peripheral portion.
- the two second incoming lines are connected in one-to-one correspondence;
- the first wire inlet portion is located between the two second wire inlet portions; a first interval area and a second interval area are included between the second wire inlet portion and the first wire inlet portion, and the
- the first spacer has a first distance in the first direction
- the second spacer has a second distance in the first direction
- the first spacer and the encapsulant have a first overlapping area , the second spacer area and the encapsulation glue area do not overlap; the first distance is greater than the second distance.
- the non-display area further includes a fan-out area, and the fan-out area includes a plurality of fan-out lines; the first overlapping area and the fan-out area at least partially overlap.
- the orthographic projection of the first overlapping area on the base of the display substrate is located inside the orthographic projection of the fan-out area on the base.
- the plurality of fan-out lines include a plurality of target fan-out lines, the first part of each target fan-out line is located in the encapsulant area, and the orthographic projection of the first part on the substrate is the same as the first part of the target fan-out line.
- the orthographic projection of a power line on the substrate overlaps, and/or overlaps with the orthographic projection of the second power line on the substrate; the first parts of two adjacent target fan-out lines are on the substrate
- the spacing between the orthographic projections on is greater than 1 ⁇ m.
- the plurality of fan-out lines include a plurality of target fan-out lines, the first part of each target fan-out line is located in the encapsulant area, and the orthographic projection of the first part on the substrate is the same as the first part of the target fan-out line.
- the orthographic projection of a power line on the substrate overlaps, and/or overlaps with the orthographic projection of the second power line on the substrate; the first parts of two adjacent target fan-out lines are on the substrate
- the spacing a between the orthographic projections on satisfies the following conditions:
- a (0.264 ⁇ 0.5) ⁇ k, where k is the line width of the target fan-out line.
- the second incoming line portion includes a first incoming line sub-pattern, a second incoming line sub-pattern and a third incoming line sub-pattern that are electrically connected in sequence, and the first incoming line sub-pattern and the peripheral portion are Corresponding end electrical connection in;
- the first spacer is provided between the first wire feed sub-pattern and the first wire feed portion
- the third wire entry sub-pattern extends along the second direction, and there is a third distance in the first direction between the third wire entry sub-pattern and the first wire entry portion, and the third distance is equal to the minimum value of the second distance.
- the display substrate further includes a gate driving circuit, and a plurality of first signal lines for providing signals to the gate driving circuit, at least part of the first signal lines are located in the second spacer and/or the third spacer.
- the display substrate further includes a plurality of dummy signal lines; at least part of each dummy signal line is located in the first overlapping area.
- the display substrate further includes a first gate metal layer, and the dummy signal line and the first gate metal layer are provided in the same layer and the same material.
- the display substrate further includes a second gate metal layer, and the dummy signal line and the second gate metal layer are provided in the same layer and the same material.
- the display substrate further includes a first gate metal layer and a second gate metal layer;
- the plurality of dummy signal lines include a plurality of first dummy signal lines and a plurality of second dummy signal lines, the first dummy signal lines
- the orthographic projection of the dummy signal line on the base of the display substrate and the orthographic projection of the second dummy signal line on the base are alternately arranged, and the first dummy signal line is the same as the first gate metal layer.
- the layers are provided with the same material, and the second dummy signal line and the second gate metal layer are provided with the same layer and the same material.
- the dummy signal line extends along the first direction; or, the dummy signal line extends along the second direction.
- the first overlapping area is covered with the dummy signal lines.
- the display substrate further includes an encapsulation base layer located in the encapsulation glue area, the encapsulation base layer surrounds the display area, and is cut off on a side of the display area close to the first wire entry portion. open.
- a first gate metal layer is further included, and the package base layer and the first gate metal layer are provided in the same layer and the same material.
- the display substrate further includes a base, and a first gate insulating layer, a second gate insulating layer and an interlayer insulating layer that are sequentially stacked on the base along a direction away from the base, the An encapsulation base layer is located between the first gate insulating layer and the second gate insulating layer;
- a plurality of first via holes are arranged on the package base layer
- the display substrate is further provided with a plurality of groups of first sub-vias corresponding to the plurality of first vias one-to-one, each group of first sub-vias includes a plurality of first sub-vias, the plurality of first sub-vias
- the orthographic projection of the first sub-via on the substrate is located inside the orthographic projection of the corresponding first via on the substrate, and each of the first sub-vias penetrates through the interlayer insulating layer, the second gate insulating layer and the first gate insulating layer.
- a second aspect of the present disclosure provides a display device including the above-mentioned display substrate.
- the display device further includes an encapsulation cover plate disposed opposite to the display substrate, and the encapsulation cover plate and the display substrate are sealed by a frame sealant disposed in the encapsulation glue area.
- a third aspect of the present disclosure provides a method for manufacturing a display substrate, the display substrate includes a display area and a non-display area surrounding the display area, the non-display area includes an encapsulation adhesive area ;
- the production method includes:
- the first power cord includes: a transmission part and a first wire inlet part connected to the transmission part, the transmission part is located between the display area and the first wire inlet part, and the transmission part is along the first wire inlet part. extending in a direction, at least part of the first wire entry portion extends along a second direction, and the first direction intersects with the second direction;
- the second power cord includes: a peripheral portion and two second wire entry portions; the peripheral portion surrounds the display area, the peripheral portion has an opening, and the two ends of the peripheral portion at the opening are connected to the peripheral portion.
- the two second incoming lines are connected in one-to-one correspondence;
- the first wire inlet portion is located between the two second wire inlet portions; a first interval area and a second interval area are included between the second wire inlet portion and the first wire inlet portion, and the
- the first spacer has a first distance in the first direction
- the second spacer has a second distance in the first direction
- the first spacer and the encapsulant have a first overlapping area , the second spacer area and the encapsulation glue area do not overlap; the first distance is greater than the second distance.
- FIG. 1 is a schematic diagram of a first structure of a display substrate provided by an embodiment of the present disclosure
- Fig. 2 is the first enlarged schematic diagram of A1 part in Fig. 1;
- Fig. 3 is the second enlarged schematic diagram of A1 part in Fig. 1;
- FIG. 4 is a schematic diagram of a spaced area between a first wire inlet portion and a second wire inlet portion according to an embodiment of the present disclosure
- FIG. 5 is a schematic diagram of a second structure of a display substrate provided by an embodiment of the present disclosure.
- Fig. 6 is the first enlarged schematic diagram of A2 part among Fig. 5;
- Fig. 7 is the second enlarged schematic diagram of A2 part among Fig. 5;
- FIG. 8 is a schematic cross-sectional view along the B1B2 direction in FIG. 7;
- Fig. 9 is the third enlarged schematic diagram of A3 part among Fig. 5;
- FIG. 10 is an enlarged schematic diagram near the first overlapping area in FIG. 9;
- FIG. 11 is a first schematic cross-sectional view along the C1C2 direction in FIG. 10;
- FIG. 12 is a second schematic cross-sectional view along the C1C2 direction in FIG. 10;
- FIG. 13 is a third schematic cross-sectional view along the C1C2 direction in FIG. 10;
- Figure 14 is a schematic diagram of short circuit between VDD or VSS and the fan-out line
- FIG. 15 is a schematic diagram of overlapping the fan-out area with the first power line and the second power line;
- FIG. 16 is an enlarged schematic view of the fan-out line located in the A3 area in FIG. 15;
- FIG. 17 is a schematic diagram of a third structure of a display substrate provided by an embodiment of the present disclosure.
- FIG. 18 is a schematic diagram of the layout of the first power line and the second power line in FIG. 17;
- Figure 19 is an enlarged schematic view of the lower left frame in Figure 17;
- Fig. 20 is the enlarged schematic diagram of A4 part in Fig. 19;
- FIG. 21 is a schematic diagram of the second power cord in FIG. 20;
- FIG. 22 is a schematic cross-sectional view along the D1D2 direction in FIG. 17;
- FIG. 23 is a schematic diagram of the layout of the first via hole and the first sub-via hole
- FIG. 24 is a schematic diagram of the layout of the second via hole.
- Frit glue layer surrounding the display device is formed in the peripheral area of the display device, the packaging cover plate is covered on the display device, and the Frit glue is cured through a laser sintering process, and the The functional structures in the display device are encapsulated between the substrate of the display device and the encapsulation cover.
- the laser sintering process will cause the Frit glue to narrow. If the narrowing is serious, it will affect the encapsulation effect of the OLED device, so that the Frit glue cannot effectively block the erosion of the display device by water vapor and oxygen.
- the first power supply line 30 eg, the positive power supply line VDD
- the second power supply line 40 For example, the negative power supply line (VSS) will be drawn out from the COF or the pin (Pin) of the IC to form an incoming line area.
- the distance between VDD and VSS is relatively close near the wire access area of the display substrate (the distance between the second wire feeding portion 402 and the first wire feeding portion 302 in FIG. 2 and FIG. 6 is relatively short) ), generally about 50-100um, and there is no wiring between VDD and VSS, so that the surface of the substrate facing away from the display substrate near the line entry area of VDD and VSS is relatively flat.
- the VSS and VDD at the lower border are generally used as the frit package substrate at the same time.
- the surface of the substrate with VDD and VSS facing away from the display substrate near the line access area is relatively flat, so that the effective bonding width between the Frit glue and the display substrate between VDD and VSS near the line access area is small, so that when the laser is irradiated for packaging , the Frit glue between VDD and VSS near the incoming line area is severely narrowed, which easily causes water vapor and oxygen to easily invade the inside of the device from this position, resulting in the risk of electrochemical corrosion of the display device.
- an embodiment of the present disclosure provides a display substrate, including: a display area 10 and a non-display area surrounding the display area 10 ;
- the non-display area includes an encapsulation glue area 20, and the non-display area is provided with a first power line 30 and a second power line 40;
- the first power cord 30 includes: a transmission part 301 and a first wire entry part 302 connected to the transmission part 301, the transmission part 301 is located between the display area and the first wire entry part 302, so the transmission part 301 extends along a first direction, and at least a part of the first wire feeding part 302 extends along a second direction, and the first direction intersects with the second direction;
- the second power cord 40 includes: a peripheral portion 401 and two second wire entry portions 402; the peripheral portion 401 surrounds the display area, the peripheral portion 401 has an opening, and the peripheral portion 401 is located at the opening.
- the two end portions are connected with the two second wire inlet portions 402 in a one-to-one correspondence;
- the first wire inlet portion 302 is located between the two second wire inlet portions 402 ; the second wire inlet portion 402 and the first wire inlet portion 302 include a first spacer 51 and a second The spacer 52, the first spacer 51 has a first distance d in the first direction, the second spacer 52 has a second distance b in the first direction, the first spacer 51 and The encapsulant area 20 has a first overlapping area, the second spacer area 52 does not overlap with the encapsulant area 20 ; the first distance d is greater than the second distance b.
- the display substrate includes a display area and a non-display area.
- the display area includes a circle and a rectangle, and the non-display area completely surrounds the display area.
- the display substrate includes the first power supply line 30 and the second power supply line 40.
- the first power supply line 30 includes a positive power supply signal line VDD
- the second power supply line 40 includes a negative power supply signal Line VSS.
- the first power cord 30 includes a transmission part 301 and a first wire entry part 302 that are electrically connected.
- the transmission part 301 is located between the display area and the first wire entry part 302.
- the transmission part 301 extends along a first direction, and at least a part of the first wire feeding part 302 extends along a second direction; exemplarily, the first direction includes a horizontal direction, and the second direction includes a vertical direction.
- the specific shape and quantity of the first wire entry portion 302 are various.
- the first power cord 30 includes two first wire entry portions 302, each A cable entry portion 302 both extends along the second direction, the two first cable entry portions 302 are electrically connected to the transmission portion 301 respectively, and the two first cable entry portions 302 extend along the first direction
- the two first wire inlets 302 are both located between the two second wire inlets 402 .
- the first power cord 30 includes a first wire entry portion 302 , and the first wire entry portion 302 is formed into a gate-shaped structure. One side of the transmission part 301 is electrically connected to the transmission part 301 .
- the display substrate may further include a power supply pattern located in the display area.
- at least part of the power supply pattern extends along the second direction; the power supply pattern can be electrically connected to the transmission part 301 .
- the first wire entry portion 302 is electrically connected to the pins of the display substrate bound to the flexible circuit board.
- the power supply pattern receives the first power signal transmitted by the first incoming line part 302 and the transmission part 301 .
- the second power cord 40 includes a peripheral portion 401 and two second wire inlet portions 402 .
- the peripheral portion 401 surrounds the display area, and the peripheral portion 401 is electrically connected to the cathode in the display substrate. At least a portion of the second wire inlet portion 402 extends along the second direction. Exemplarily, the second wire inlet portion 402 is electrically connected to pins bound to the flexible circuit board in the display substrate.
- the display area is a quadrilateral
- the first side of the display area is defined as the side close to the bonding chip
- the second side of the display area is opposite to the first side
- the third side and the fourth side of the display area are opposite, the third side is located on the left side of the display area, and the fourth side is located on the right side of the display area.
- the peripheral portion 401 surrounds the second side, the third side, the fourth side, and part of the first side of the display area, the peripheral portion 401 has an opening on the first side, and the peripheral portion 401 is at the opening It has two end portions, and the two end portions are respectively connected with the two second wire inlet portions 402 correspondingly.
- the transmission part 301 is located on the first side of the display substrate, the transmission part 301 is located between the display area 10 and the peripheral part 401 , and the first wire entry part 302 is located at the two second between the incoming wire portion 402 .
- the first power cord 30 includes a first wire inlet portion 302
- the first spacer 51 and the first spacer 51 are formed between each of the second wire inlet portions 402 and the first wire inlet portion 302 .
- Two spacers 52 are formed between the first power cord 30 includes two first wire inlet portions 302
- the first spacer 51 is formed between each of the second wire inlet portions 402 and the adjacent first wire inlet portions 302 . and the second spacer 52 .
- the non-display area further includes an encapsulation adhesive area 20 , and the encapsulation adhesive area 20 surrounds the display area and is used to form Frit adhesive.
- the first spacer area 51 and the encapsulant area 20 have a first overlapping area, and the second spacer area 52 does not overlap with the encapsulant area 20 .
- the first spacer 51 has a first distance d in the first direction.
- the first distance d is the distance between the first spacer 51 and the The minimum distance in the first direction.
- the second spacer 52 has a second distance b in the first direction.
- the second distance b is an average distance of the second spacer 52 in the first direction.
- the second distance b is equal to 300um.
- the first distance d is greater than the second distance b.
- a first spacer 51 and a second space are included between the second wire entry portion 402 and the first wire entry portion 302 area 52, the first spacer area 51 has a first distance d in the first direction, the second spacer area 52 has a second distance b in the first direction, the first spacer area 51 and the
- the encapsulant area 20 has a first overlapping area, and the second spacer area 52 does not overlap with the encapsulant area 20; the first distance d is greater than the second distance b;
- the width between the second wire entry portion 402 and the first wire entry portion 302 in the first overlapping region reduces the width of the surface of the display substrate facing away from the substrate in the first overlapping region.
- the non-display area further includes a fan-out area 60 , and the fan-out area 60 includes a plurality of fan-out lines 601 ; the first The overlapping region at least partially overlaps the fan-out region 60 .
- the fan-out area 60 includes a plurality of fan-out lines 601.
- the display area is provided with a plurality of data lines
- the plurality of fan-out lines 601 include a plurality of data line leads.
- the wire leads are electrically connected to the plurality of data wires in a one-to-one correspondence.
- the multiple fan-out lines are provided in the same layer and the same material.
- the plurality of fan-out lines include a plurality of first fan-out lines 6011 and a plurality of second fan-out lines 6012, the plurality of first fan-out lines 6011 are arranged in the same layer and the same material, and the second fan-out lines 6012 are made of the same material.
- the first fan-out line 6011 and the second fan-out line 6012 are arranged in different layers, and the orthographic projection of the plurality of first fan-out lines 6011 on the base of the display substrate is different from that of the plurality of first fan-out lines 6011. Orthographic projections of the second fan-out lines 6012 on the substrate are alternately arranged.
- the above-mentioned arrangement of the first overlapping area and the fan-out area 60 at least partially overlaps further reduces the flatness of the surface of the display substrate facing away from the substrate in the first overlapping area, thereby further enhancing the The bonding area and bonding strength of the Frit glue and the display substrate effectively reduce the narrowing degree of the Frit glue in the first overlapping area during laser irradiation and packaging, and ensure the effective bonding width of the Frit glue.
- the encapsulation effect is improved and the occurrence of encapsulation failure is prevented.
- the orthographic projection of the first overlapping region on the base of the display substrate is disposed inside the orthographic projection of the fan-out region 60 on the base.
- the above setting method minimizes the flatness of the surface of the display substrate facing away from the substrate in the first overlapping area, thereby further enhancing the bonding area and bonding strength between the Frit adhesive and the display substrate, so that in the laser When irradiating and encapsulating, the narrowing degree of the Frit adhesive located in the first overlapping area is effectively reduced, the effective bonding width of the Frit adhesive is ensured, the encapsulation effect is improved, and the occurrence of encapsulation failure is prevented.
- the plurality of fan-out lines 601 include a plurality of target fan-out lines, and the first part 6010 of each target fan-out line is located in the encapsulant area 20 ,
- the orthographic projection of the first portion 6010 on the substrate overlaps with the orthographic projection of the first power line 30 on the substrate, and/or overlaps with the orthographic projection of the second power line 40 on the substrate.
- the orthographic projections overlap; the distance a between the orthographic projections of the first portions 6010 of two adjacent target fan-out lines on the substrate is greater than 1 ⁇ m.
- the multiple fan-out lines 601 are provided in the same layer and the same material.
- the plurality of fan-out lines 601 include a plurality of first fan-out lines 6011 and a plurality of second fan-out lines 6012, the plurality of first fan-out lines 6011 are arranged in the same layer and the same material, and the plurality of second fan-out lines 6011
- the outlet wires 6012 are arranged on the same layer and the same material, the first fan outlet wires 6011 and the second fan outlet wires 6012 are arranged at different layers, and the orthographic projections of the plurality of first fan outlet wires 6011 on the substrate are the same as the plurality of outlet wires 6011. Orthographic projections of the second fan-out lines 6012 on the substrate are alternately arranged.
- the large foreign matter in the frit glue is likely to cause the first power line 30 and the second power cord 30 to be separated from the second
- the power line 40 is pressed into the fan-out line 601 (as indicated by the arrow in FIG. 14 ), so that the first power line 30 and the second power line 40 are short-circuited with the fan-out line, resulting in X-line failure.
- the distance between the orthographic projections of the first portions 6010 of adjacent target fan-out lines on the substrate 90 is set to be greater than 1 ⁇ m, so that in the encapsulant area 20, adjacent targets
- the line spacing between the first parts 6010 of the fan-out lines is increased, so that the density of the target fan-out lines covered by the first power line 30 and/or the second power line 40 in the encapsulant area 20 is reduced, so that When the package cover 97 is attached to the display substrate, the probability of short circuit between the first power line 30 and the second power line 40 and the fan-out line caused by large foreign matter is reduced.
- the plurality of fan-out lines 601 include a plurality of target fan-out lines, and the first part 6010 of each target fan-out line is located in the encapsulant area 20 ,
- the orthographic projection of the first portion 6010 on the substrate overlaps with the orthographic projection of the first power line 30 on the substrate, and/or overlaps with the orthographic projection of the second power line 40 on the substrate.
- a is 0.264 to 0.5 times k.
- the line width of the target fan-out line k is 3.8 ⁇ m.
- the second incoming line portion 402 includes a first incoming line sub-pattern 4021 , a second incoming line sub-pattern 4022 and a third incoming line sub-pattern 4023 that are electrically connected in sequence, so The first incoming line sub-pattern 4021 is electrically connected to the corresponding end portion in the peripheral portion 401;
- the second spacer 52 between the second wire entry sub-pattern 4022 and the first wire entry portion 302 ; the second distance b increases gradually along the direction close to the first spacer 51 , until it is equal to the first distance d.
- the value of the second distance b is between 30 ⁇ m and 290 ⁇ m, and the value of the first distance d is between 150 ⁇ m and 600 ⁇ m.
- both the first incoming line sub-pattern 4021 and the third incoming line sub-pattern 4023 extend along the second direction, and the second incoming line sub-pattern 4022 extends in the third direction.
- the first incoming wire sub-pattern 4021 , the second incoming wire sub-pattern 4022 , the third incoming wire sub-pattern 4023 and the peripheral portion 401 form an integral structure.
- the first wire entry sub-pattern 4021 is electrically connected to the corresponding end portion of the peripheral portion 401, and the third wire entry sub-pattern 4023 is electrically connected to the driving chip in the display substrate.
- the above setting is along the direction close to the first spacer area 51 , the second distance b gradually increases until it is equal to the first distance d;
- the distance between the wire inlet portion 402 and the first wire inlet portion 302 is gradually increased, which not only ensures the packaging performance, but also ensures the stability of the signal transmission by the second power wire 40 .
- the third incoming wire sub-pattern 4023 extends along the second direction, and the third incoming wire sub-pattern 4023 and the first incoming wire portion 302 are in the first The direction has a third distance c equal to the minimum value of the second distance b.
- the third incoming wire sub-pattern 4023 extends along the second direction, the first incoming wire portion 302 extends along the second direction, and the third incoming wire sub-pattern 4023 is connected to the first incoming wire There is a third distance c between the parts 302 in the first direction.
- the third distance is 80 ⁇ m.
- the third wire entry sub-pattern 4023 and the first wire entry portion 302 are both electrically connected to the driver chip or the flexible circuit board in the display substrate, and the size of the driver chip or the flexible circuit board is limited, the above configuration
- the minimum values of the third distance c and the second distance b are equal, so that the third wire entry sub-pattern 4023 and the first wire entry portion 302 have a closer distance, which is more conducive to reducing the Difficulty in electrically connecting the third wire entry sub-pattern 4023 and the first wire entry portion 302 to the driver chip IC or the flexible circuit board in the display substrate.
- the display substrate further includes a gate driving circuit GOA, and a plurality of first signal lines 70 for providing signals to the gate driving circuit GOA, and at least part of the first signal lines 70 are located at the second interval zone 52 and/or the third spacer zone 53 .
- the display substrate further includes a gate driving circuit GOA.
- the gate driving circuit GOA includes a shift register unit corresponding to the gate lines in the display substrate one-to-one, and is used for The gate lines provide scan signals.
- the display substrate further includes a plurality of first signal lines 70 for providing signals to the gate driving circuit GOA.
- the specific types of the plurality of first signal lines 70 are various.
- the first signal lines 70 include a frame start signal line, a clock signal line, a first level signal line, a second level signal line, and the like.
- the gate driving circuit GOA is located on the left and right sides of the display area, and each of the first signal lines 70 is electrically connected to the gate driving circuit GOA and the driving chip IC in the display substrate, respectively.
- the display substrate further includes a plurality of dummy signal lines 80 ; at least part of each of the dummy signal lines 80 is located in the first overlapping area.
- the display substrate further includes a plurality of dummy signal lines 80 arranged at intervals.
- the plurality of virtual signal lines 80 are in a floating state. At least part of each of the dummy signal lines 80 is located in the first overlapping area.
- each of the dummy signal lines is arranged in the first overlapping area, so that the surface of the display substrate facing away from the substrate in the first overlapping area is uneven, thereby further reducing the problem in the first overlapping area.
- the flatness of the surface of the display substrate facing away from the substrate enhances the bonding area and bonding strength between the Frit adhesive and the display substrate, so that when the laser is irradiated and encapsulated, the first overlapped area is effectively reduced.
- the narrowing degree of the Frit glue in the stack area ensures the effective bonding width of the Frit glue, improves the packaging effect, and prevents the occurrence of packaging failure.
- the display substrate further includes a first gate metal layer, and the dummy signal line 80 and the first gate metal layer are provided in the same layer and the same material.
- the display substrate includes an active layer, a first gate insulating layer 93 , a first gate metal layer, a second gate insulating layer 94 , a second gate metal layer, The interlayer insulating layer 95 and the first source-drain metal layer.
- the active layer is used to form active patterns of thin film transistors in the display substrate, as well as some conductive connection patterns and the like.
- the first gate metal layer is used to form the gate electrode of the thin film transistor and the gate line in the display substrate.
- the second gate metal layer is used to form the electrode plate of the capacitor in the display substrate, and to initialize the pattern of the signal lines.
- the first source-drain metal layer is used to form the first power line 30 , the second power line 40 , the data line and some conductive connection parts in the display substrate.
- the dummy signal line and the first gate metal layer are set in the same layer and the same material, so that the dummy signal line and the first gate metal layer can be formed in the same patterning process, thereby effectively simplifying the display substrate production process, saving production costs.
- the display substrate further includes a second gate metal layer, and the dummy signal line 80 and the second gate metal layer are provided in the same layer and material.
- the dummy signal line 80 and the second gate metal layer are set in the same layer and the same material, so that the dummy signal line and the second gate metal layer can be formed in the same patterning process, thereby effectively simplifying the display.
- the manufacturing process of the substrate saves the manufacturing cost.
- the display substrate further includes a first gate metal layer and a second gate metal layer;
- the plurality of dummy signal lines include a plurality of first dummy signal lines 801 and a plurality of th Two dummy signal lines 802, the orthographic projection of the first dummy signal line 801 on the base 90 of the display substrate and the orthographic projection of the second dummy signal line 802 on the base 90 are alternately arranged at intervals.
- the first dummy signal line 801 and the first gate metal layer are provided in the same layer and the same material, and the second dummy signal line 802 and the second gate metal layer are provided in the same layer and the same material.
- the first dummy signal line 801 and the first gate metal layer are set on the same layer and the same material
- the second dummy signal line 802 and the second gate metal layer are set on the same layer and the same material, so that the first A dummy signal line 801 and the first gate metal layer can be formed in the same patterning process, and the second dummy signal line 802 and the second gate metal layer can be formed in the same patterning process, thereby effectively simplifying
- the manufacturing process of the display substrate is improved, and the manufacturing cost is saved.
- the dummy signal line 80 extends along the first direction; alternatively, the dummy signal line extends along the second direction.
- the extension direction of the virtual signal line can be set according to actual needs, and specifically can extend along the first direction, the second direction or the third direction, and the third direction is the same as the first direction and the third direction.
- the second directions all intersect.
- the first overlapping area is covered with the dummy signal lines 80 .
- the dummy signal lines 80 are covered in the first overlapping area, so that the surface of the display substrate facing away from the base 90 is uneven in the entire first overlapping area, thereby reducing the problem of the first overlapping area.
- the flatness of the surface of the display substrate facing away from the base 90 enhances the bonding area and bonding strength between the Frit adhesive and the display substrate, so that when the laser is irradiated and encapsulated, the area on the first surface of the substrate is effectively reduced.
- the narrowing degree of the Frit adhesive in the overlapping area ensures the effective bonding width of the Frit adhesive, improves the encapsulation effect, and prevents the occurrence of encapsulation failure.
- the display substrate further includes an encapsulation base layer 21 located in the encapsulation adhesive area 20 , the encapsulation base layer 21 surrounds the display area, and is located in the encapsulation area 20 .
- the side of the display area close to the first wire entry portion 302 is disconnected.
- the packaging base layer 21 is provided in the packaging glue area 20, so that when the Frit glue is sintered by laser, the packaging base layer 21 can effectively reflect the laser light, thereby better speeding up the sintering process .
- the display substrate further includes a first gate metal layer, and the package base layer 21 and the first gate metal layer are provided in the same layer and material.
- the package base layer 21 and the first gate metal layer are provided in the same layer and the same material, so that the package base layer 21 and the first gate metal layer can be formed in the same patterning process, which effectively simplifies the The manufacturing process of the display substrate saves the manufacturing cost.
- the metal material used for the first gate metal layer has a better reflective effect, and the encapsulation base layer 21 and the first gate metal layer are provided in the same layer and the same material, which is more conducive to speeding up the laser sintering process.
- the display substrate further includes a base 90 , and a first layer disposed on the base 90 in sequence along a direction away from the base 90 .
- the package base layer 21 is provided with a plurality of first vias 210;
- the display substrate is further provided with a plurality of groups of first sub-via holes 220 corresponding to the plurality of first via holes 210 one-to-one, and each group of first sub-via holes 220 includes a plurality of first sub-via holes 220 ,
- the orthographic projections of the plurality of first sub-vias 220 on the substrate 90 are located inside the orthographic projections of the corresponding first vias 210 on the substrate 90 , and each of the first sub-vias 220 All penetrate the interlayer insulating layer 95 , the second gate insulating layer 94 and the first gate insulating layer 93 .
- the first via hole 210 and the first sub-via hole 220 are both rectangular via holes, the size of the first via hole 210 is 40 ⁇ m*40 ⁇ m, and the size of the first sub-via hole 220 is 6 ⁇ m*6 ⁇ m.
- the plurality of first sub-via holes 220 are distributed in an array, and the spacing between adjacent first sub-via holes 220 is 3.5 ⁇ m.
- the display substrate further includes a barrier layer 91 and a buffer layer 92 located between the base 90 and the first gate insulating layer 93.
- the first sub-via 220 is formed.
- the buffer layer 92 can be exposed, so that when the Frit glue is subsequently formed, the Frit glue can penetrate into the first sub-via hole 220 and contact the buffer layer 92.
- the package cover plate can be sealed. 97 is firmly bonded to the display substrate.
- the above-mentioned arrangement of the plurality of first via holes 210 and the plurality of groups of first sub-via holes 220 on the package base layer 21 effectively enhances the degree of unevenness of the surface of the display substrate in contact with the frame sealant 96 . , thereby effectively improving the packaging effect of the display substrate.
- Embodiments of the present disclosure further provide a display device including the display substrate provided by the above embodiments.
- the display device includes a rigid OLED display device.
- the display device includes a package of an OLED rigid watch and an OLED rigid wristband screen.
- the first spacer 51 and the second spacer 52 are included between the second wire entry portion 402 and the first wire entry portion 302, and the first spacer region 51 There is a first distance d in the first direction, the second spacer region 52 has a second distance b in the first direction, and the first spacer region 51 and the encapsulant region 20 have a first overlap area, the second spacer area 52 does not overlap with the encapsulant area 20; the first distance d is greater than the second distance b; the The width between the second line portion 402 and the first line portion 302 reduces the flatness of the surface of the display substrate facing away from the substrate in the first overlapping area, thereby enhancing the Frit glue and the display
- the bonding area and bonding strength of the substrate ensure the effective bonding width of the Frit glue in the first overlapping area when the laser is irradiated and encapsulated, thereby improving the encapsulation effect and preventing the occurrence of encapsulation failure.
- the display device provided by the embodiment of the present disclosure includes the above-mentioned display substrate, it also has the above-mentioned beneficial effects, which will not be repeated here.
- the display device may be any product or component with a display function, such as a TV, a monitor, a digital photo frame, a mobile phone, and a tablet computer.
- the display device further includes an encapsulation cover plate 97 disposed opposite to the display substrate, and a frame sealant 96 disposed in the encapsulant region 20 is passed between the encapsulation cover plate 97 and the display substrate. seal.
- An embodiment of the present disclosure further provides a method for fabricating a display substrate, which is used to fabricate the display substrate provided in the above-mentioned embodiments, where the display substrate includes a display area and a non-display area surrounding the display area, and the non-display area includes encapsulation glue area 20; the manufacturing method includes:
- the first power cord 30 includes: a transmission part 301 and a first wire entry part 302 connected to the transmission part 301, the transmission part 301 is located between the display area and the first wire entry part 302, so the transmission part 301 extends along a first direction, and at least a part of the first wire feeding part 302 extends along a second direction, and the first direction intersects with the second direction;
- the second power cord 40 includes: a peripheral portion 401 and two second wire entry portions 402; the peripheral portion 401 surrounds the display area, the peripheral portion 401 has an opening, and the peripheral portion 401 is located at the opening.
- the two end portions are connected with the two second wire inlet portions 402 in a one-to-one correspondence;
- the first wire inlet portion 302 is located between the two second wire inlet portions 402 ; the second wire inlet portion 402 and the first wire inlet portion 302 include a first spacer 51 and a second The spacer 52, the first spacer 51 has a first distance d in the first direction, the second spacer 52 has a second distance b in the first direction, the first spacer 51 and The encapsulant area 20 has a first overlapping area, the second spacer area 52 does not overlap with the encapsulant area 20 ; the first distance d is greater than the second distance b.
- the first spacer 51 and the second spacer 52 are arranged between the second wire entry portion 402 and the first wire entry portion 302 between the second wire entry portion 402 and the first wire entry portion 302, the The first spacer 51 has a first distance d in the first direction, the second spacer 52 has a second distance b in the first direction, the first spacer 51 and the encapsulant region 20 has a first overlapping area, and the second spacer area 52 does not overlap with the encapsulant area 20; the first distance d is greater than the second distance b;
- the width between the second wire inlet portion 402 and the first wire inlet portion 302 in the overlapping region reduces the flatness of the surface of the display substrate facing away from the substrate in the first overlapping region, thereby reducing the flatness of the surface of the display substrate facing away from the substrate.
- the bonding area and bonding strength between the Frit glue and the display substrate are enhanced, so that the effective bonding width of the Frit glue in the first overlapping area is guaranteed when the laser is irradiated and encapsulated, the packaging effect is improved, and the packaging failure is prevented. occur. Therefore, in the display substrate provided by the embodiments of the present disclosure, without adding a new film layer or modifying the existing Frit packaging process, the intrusion of water vapor and oxygen into the device from the vicinity of the first overlapping region is effectively reduced. Internally, there is a risk of galvanic corrosion to the display device.
- an embodiment of the present disclosure provides a display substrate, including: a display area 10 and a non-display area surrounding the display area 10 , and the non-display area includes a display area surrounding the display area 10 .
- the encapsulant area 20 of the display area; the encapsulant area 20 includes: a corner encapsulant area 201 , a wire entry encapsulant area 202 and a first encapsulant area 203 located on the first side of the display area 10 .
- the first encapsulant area 203 is located between the corner encapsulant area 201 and the wire entry encapsulant area 202 ; the corner encapsulant area 201 is provided with an encapsulation base layer 21 ; the non-display area is provided with a second power supply line 40, a gate drive circuit GOA, and a plurality of first signal lines 70 for providing signals to the gate drive circuit GOA;
- the second power line 40 includes a power corner portion 4011 and a first power portion 4012, the first power portion 4012 overlaps with the first encapsulant region 203, and the first power portion 4012 extends in a first direction ;
- the target portion 701 of each of the first signal lines 70 is at least located in the corner encapsulant area 201 , and the target portion 701 extends along the second direction; the first direction intersects the second direction; the target portion 701
- the orthographic projection on the base of the display substrate is located between the orthographic projection of the package base layer 21 on the base and the orthographic projection of the first power supply portion 4012 on the base.
- the display substrate includes a display area 10 and a non-display area.
- the display area 10 includes a rectangle, and the non-display area completely surrounds the display area 10 .
- the non-display area includes an encapsulant area surrounding the display area, and the encapsulant area includes: two corner encapsulant areas 201 , a wire entry encapsulant area 202 and two first encapsulant areas 203 .
- the corner encapsulant area 201 , the wire entry encapsulant area 202 and the first encapsulant area 203 are all located on the first side of the display area, and the first side is the side where the lower frame of the display substrate is located.
- the wire entry encapsulation adhesive area 202 is located in the middle of the lower frame of the display substrate, and the two corner encapsulation adhesive areas 201 are located at the lower left corner and the lower right corner of the display substrate, respectively.
- the adhesive areas 203 are located between the two corner encapsulation adhesive areas 201 and the wire entry encapsulation adhesive areas 202 in a one-to-one correspondence.
- the encapsulant area further includes a second encapsulant area 204, the second encapsulant area 204 surrounds the second side, the third side and the fourth side of the display area, and the second side is connected to the second side, the third side and the fourth side of the display area.
- the first side is opposite, and the third side and the fourth side are opposite.
- the third side is located on the left side of the display area, and the fourth side is located on the right side of the display area.
- the display substrate further includes an encapsulation base layer 21 , at least a part of the encapsulation base layer 21 is located in the corner encapsulant area 201 , and the encapsulation base layer 21 further includes a part located in the second encapsulant area 204 .
- the display substrate further includes a second power supply line 40, exemplarily, the second power supply line 40 includes a negative power supply signal line VSS.
- the second power line 40 includes two power supply corner portions 4011 and two first power supply portions 4012.
- the parts 4012 are located in the first encapsulant area 203 in a one-to-one correspondence; the second power line 40 further includes a second power part 4013, the second power part 4013 surrounds the second side and the third side of the display area and the fourth side.
- the power supply corner portion 4011 overlaps the corner encapsulant area 201; or, as shown in FIG. 17, FIG. 20 and FIG. overlap.
- the second power cord 40 exemplarily includes a peripheral portion 401 and two second wire inlet portions 402 .
- the peripheral portion 401 includes: two power supply corner portions 4011 , two first power supply parts 4012 and second power supply parts 4013 .
- the display substrate further includes a gate drive circuit GOA.
- the gate drive circuit GOA includes a shift register unit corresponding to the gate lines in the display substrate one-to-one, and is used to provide the gate lines in the display substrate with a shift register unit. scan signal.
- the display substrate further includes a plurality of first signal lines 70 for providing signals to the gate driving circuit GOA.
- the specific types of the plurality of first signal lines 70 are various.
- the first signal lines 70 include a frame start signal line, a clock signal line, a first level signal line, a second level signal line, and the like.
- the gate driving circuit GOA is located on the left and right sides of the display area, and each of the first signal lines 70 is electrically connected to the gate driving circuit GOA and a driving chip in the display substrate, respectively.
- the target portion 701 of each of the first signal lines 70 is located at least in the corner encapsulant area 201 , and the target portion 701 extends along the second direction.
- the target portions 701 of the plurality of first signal lines 70 are arranged at intervals along the first direction.
- the package substrate layer 21 is located on the substrate.
- the target portion 701 of the first signal line 70 and the first power supply portion 4012 together serve as the packaging substrate in contact with the frame sealant, thereby effectively increasing the contact area between the frame sealant and the display substrate, improving the sealing performance.
- the adhesion between the sealant and the display substrate ensures a good encapsulation effect.
- the package base layer 21 and the target portion 701 of the first signal line 70 are disposed in the corner encapsulant area 201 and the first encapsulant area 203 . Together with the first power supply portion 4012, they act as a packaging substrate in contact with the frame sealant, avoiding the formation of a large-area packaging substrate layer 21 in the corner packaging adhesive area 201 and the first packaging adhesive area 203, thereby The manufacturing cost of the display substrate is effectively saved.
- the boundary of the power supply corner portion 4011 away from the display area is an arc shape, and along the curvature radius direction of the arc shape, the power supply corner portion 4011 has a corner width e, along the The first encapsulant area 203 points to the direction of the corner encapsulant area 201 , and the corner width e gradually decreases.
- the orthographic projection of the power supply corner portion 4011 on the substrate partially overlaps the orthographic projection of the plurality of first signal lines 70 on the substrate.
- the above arrangement is along the direction from the first encapsulant area 203 to the corner encapsulant area 201 , and the corner width e becomes gradually smaller, so that the second power line 40 and the The overlapping area of the target portion 701 of the first signal line 70 is gradually reduced, thereby better reducing the parasitic capacitance formed between the second power line 40 and the target portion 701 of the first signal line 70 , improving the Signal transmission stability of the first signal line 70 .
- the second power supply line 40 and the first source-drain metal layer in the display substrate When made of the same layer and same material, the second power line 40 is located on the side of the target portion 701 of the first signal line 70 facing away from the substrate.
- the overlapping area of the second power line 40 and the target portion 701 of the first signal line 70 in the corner encapsulant area 201 is gradually reduced, the impact of the second power line 40 on the target portion 701 of the first signal line 70 can be reduced.
- the shielding area of the target portion 701 of the first signal line 70 is greater than that of the target portion 701 of the first signal line 70, and since the reflective performance of the target portion 701 of the first signal line 70 is better than that of the second power line 40, the above arrangement can effectively improve the packaging.
- the width of the first power supply portion 4012 is greater than the maximum value of the corner width e.
- the above-mentioned setting of the width of the first power supply portion 4012 is greater than the maximum value of the corner width, which can better improve
- the contact area between the first power supply portion 4012 and the sealant is more conducive to enhancing the reflection effect of the laser light during the packaging process and improving the packaging efficiency.
- setting the width of the first power supply portion 4012 to be greater than the maximum value of the corner width is also beneficial to increase the overall area of the second power supply line 40 and reduce the voltage drop on the second power supply line 40 .
- the orthographic projection of the package base layer 21 on the substrate is arranged to at least partially overlap the orthographic projection of the power supply corner portion 4011 on the substrate.
- the above arrangement can further reduce the flatness of the surface of the display substrate facing away from the substrate in the corner encapsulant area 201, thereby better enhancing the bonding strength between the encapsulant and the display substrate, and effectively improving the display substrate's durability.
- the encapsulation effect of the corner encapsulant area 201 can further reduce the flatness of the surface of the display substrate facing away from the substrate in the corner encapsulant area 201, thereby better enhancing the bonding strength between the encapsulant and the display substrate, and effectively improving the display substrate's durability.
- At least part of the gate driving circuit GOA is located between the display area and the corner encapsulant area 201 , and the target part is located in the
- the orthographic projection on the base of the display substrate at least partially overlaps the orthographic projection of the power supply corner portion 4011 on the base.
- the gate driving circuit GOA is located between the display area and the corner encapsulant area 201 , and one end of the first signal line 70 passes through the corner encapsulant area 201 and the corner encapsulant area 201 .
- the gate driving circuit GOA is electrically connected, and the other end of the first signal line 70 is electrically connected to the driving chip in the display substrate.
- the target portion 701 of the first signal line 70 is located in the corner encapsulant area 201 , and the orthographic projection of the target portion on the base of the display substrate is at least the orthographic projection of the power supply corner portion 4011 on the base. Partially overlapping.
- the non-display area is further provided with a driver chip IC;
- the first signal line 70 further includes a first non-target portion 702 and a second non-target portion 703 .
- a non-target portion 702 connects the target portion 701 and the second non-target portion 703 respectively;
- the first non-target portion 702 is located on a side of the first power supply portion 4012 facing away from the display area, the first non-target portion 702 extends at least partially along the first direction, and the first non-target portion 702 extends along the first direction.
- the part 702 is provided with the same layer and the same material as the first power supply part 4012;
- the second non-target portion 703 is connected to the driver chip IC, and the second non-target portion 703 and the first non-target portion 702 are disposed in different layers.
- the first signal line 70 includes a target portion 701 , a first non-target portion 702 and a second non-target portion 703 , the target portion 701 is electrically connected to the gate driving circuit GOA, and the first non-target portion 701 is electrically connected to the gate driving circuit GOA.
- the target portion 702 is respectively connected to the target portion 701 and the second non-target portion 703, and the second non-target portion 703 is connected to the driving chip IC.
- the first non-target portion 702 and the first power supply portion 4012 are provided in the same layer and the same material, so that the first non-target portion 702 and the first power supply portion 4012 can be formed in the same patterning process, Therefore, the manufacturing process of the display substrate is effectively simplified, and the manufacturing cost is saved.
- the above-mentioned arrangement of the second non-target portion 703 and the first non-target portion 702 in different layers prevents the second non-target portion 703 and the display substrate from being in the same layer and the same layer as the first non-target portion 702
- the functional layers provided by the material eg, the first power supply line 30 and the second power supply line 40 ) are short-circuited.
- the second non-target portion 703 and the target portion 701 are provided with the same layer and material as the package base layer 21 .
- the above arrangement ensures that when the target portion 701 is connected to the gate driving circuit GOA, the target portion 701 will not be short-circuited with the second power line 40 . Moreover, the above arrangement also enables the second non-target portion 703 and the target portion to be formed with the package base layer 21 in one patterning process, thereby effectively simplifying the manufacturing process of the display substrate and saving the manufacturing cost .
- the display substrate further includes a first gate metal layer, and the package base layer 21 and the first gate metal layer are provided in the same layer and material.
- the package base layer 21 and the first gate metal layer are provided in the same layer and the same material, so that the package base layer 21 and the first gate metal layer can be formed in the same patterning process, which effectively simplifies the The manufacturing process of the display substrate saves the manufacturing cost.
- the metal material used for the first gate metal layer has a better reflective effect, and the encapsulation base layer 21 and the first gate metal layer are provided in the same layer and the same material, which is more conducive to speeding up the laser sintering process.
- the display substrate further includes a first gate metal layer and a second gate metal layer; among the plurality of first signal lines 70 , the first target portion included in a part of the first signal lines 70 is the same as the first target portion of the first signal line 70 .
- the first gate metal layer is provided with the same layer and the same material
- the second target portion included in the other part of the first signal line 70 is provided with the same layer and the same material as the second gate metal layer
- the first target portion is on the display substrate.
- the orthographic projections on the substrate are alternately spaced from the orthographic projections of the second target portion on the substrate.
- the first target portion and the first gate metal layer are provided in the same layer and the same material, so that the first target portion and the first gate metal layer can be formed simultaneously in the same patterning process, thereby effectively simplifying the display.
- the manufacturing process of the substrate saves the manufacturing cost.
- the above-mentioned setting of the second target portion and the second gate metal layer in the same layer and the same material enables the second target portion and the second gate metal layer to be formed simultaneously in the same patterning process, thereby effectively simplifying
- the manufacturing process of the display substrate is improved, and the manufacturing cost is saved.
- the above-mentioned orthographic projection of the first target portion on the base of the display substrate and the orthographic projection of the second target portion on the base are alternately arranged at intervals, further enhancing the display substrate in the corner encapsulant area 201 and The degree of concavity and convexity of the surface contacted by the frame sealant effectively improves the packaging effect of the display substrate.
- the encapsulant area further includes a second encapsulant area 204 , and the second encapsulant area 204 surrounds other parts of the display area except the first side side, the package base layer 21 extends to cover the second package adhesive region 204 .
- the second encapsulant area 204 surrounds the second side, the third side and the fourth side of the display substrate, and the encapsulation base layer 21 is arranged to extend and cover the second encapsulant area 204 as described above, so that During the laser sintering of the Frit adhesive, the package base layer 21 located in the second encapsulation adhesive region 204 can effectively reflect the laser light, thereby better speeding up the sintering process.
- the display substrate further includes a base, and a first gate insulating layer 93 sequentially stacked on the base along a direction away from the base , a second gate insulating layer 94 and an interlayer insulating layer 95, the package base layer 21 is located between the first gate insulating layer 93 and the second gate insulating layer 94;
- the package base layer 21 is provided with a plurality of first vias 210;
- the display substrate is further provided with a plurality of groups of first sub-via holes 220 corresponding to the plurality of first via holes 210 one-to-one, and each group of first sub-via holes 220 includes a plurality of first sub-via holes 220 ,
- the orthographic projection of the plurality of first sub-vias 220 on the substrate is located inside the orthographic projection of the corresponding first vias 210 on the substrate, and each of the first sub-vias 220 penetrates through The interlayer insulating layer 95 , the second gate insulating layer 94 and the first gate insulating layer 93 .
- the display substrate further includes a barrier layer 91 and a buffer layer 92 located between the base and the first gate insulating layer 93.
- the first sub-via 220 can be used for packaging.
- the buffer layer 92 is exposed, so that when the Frit glue is subsequently formed, the Frit glue can penetrate into the first sub-via hole 220 and make contact with the buffer layer 92.
- the package cover plate can be connected to the first sub-via hole 220.
- the display substrates are firmly bonded together.
- the above-mentioned arrangement of the plurality of first via holes 210 and the plurality of groups of the first sub-via holes 220 on the package base layer 21 effectively enhances the degree of unevenness of the surface of the display substrate in contact with the frame sealant.
- the packaging effect of the display substrate is effectively improved.
- the second power cord 40 further includes a second power supply portion 4013, the second power supply portion 4013 is electrically connected to the power supply corner portion 4011, and the second power supply portion 4013 surrounds other sides in the display area except the first side, and the orthographic projection of the second power supply portion 4013 on the substrate intersects with the orthographic projection of the package substrate layer 21 on the substrate
- the second power supply portion 4013 is electrically connected to the package base layer 21 at the overlap.
- the second power supply line 40 further includes a second power supply part 4013, and the second power supply part 4013 surrounds the second side, the third side and the fourth side of the display area. Both ends of the second power supply portion 4013 are electrically connected to the two power supply corner portions 4011 in a one-to-one correspondence.
- the orthographic projection of the second power supply portion 4013 on the substrate is the same as the orthographic projection of the packaging substrate layer 21 on the substrate.
- the second power supply portion 4013 is electrically connected to the package base layer 21 .
- the above-mentioned electrical connection of the second power supply portion 4013 to the package base layer 21 not only provides a voltage signal with a stable potential for the package base layer 21 to prevent the package base layer 21 from being in a floating state;
- the resistance of the second power line 40 is reduced, and the voltage drop of the second power line 40 is effectively reduced.
- the package base layer 21 located in the second encapsulant region 204 includes a main body portion 230 and a plurality of conductive connection portions 240 , and the main body portion 230 surrounds the display region except in the middle
- the plurality of conductive connection parts 240 are respectively electrically connected to the main body part 230
- the plurality of conductive connection parts 240 are arranged at intervals along the extending direction of the main body part 230 , each The orthographic projections of each of the conductive connecting portions on the base of the display substrate overlap with the orthographic projections of the second power supply portion 4013 on the base, and the second power supply portion 4013 is in a corresponding position at each overlap.
- the conductive connections are electrically connected.
- the degree of concavity and convexity of the surface of the display substrate in contact with the frame sealant at the edge of the second encapsulant area 204 is effectively enhanced, thereby effectively improving the encapsulation effect of the display substrate.
- the main body portion 230 and the plurality of conductive connection portions 240 are arranged to form an integral structure.
- the above arrangement enables the main body part 230 and the plurality of conductive connection parts 240 to be formed in the same patterning process, which not only ensures the connection performance between the main body part 230 and the plurality of conductive connection parts 240, but also simplifies the display.
- the manufacturing process of the substrate reduces the manufacturing cost.
- the first power supply portion 4012 is provided with a plurality of second via holes 4014 .
- the plurality of second via holes 4014 are distributed in an array, and can be divided into a plurality of rows of second via holes 4014 arranged along the second direction, and each row of second via holes 4014 includes a plurality of second via holes 4014 arranged at intervals along the first direction.
- the second via holes 4014 in two adjacent rows are staggered in the second direction.
- the orthographic projection of the second via hole 4014 on the substrate is a rectangle
- the size of the second via hole 4014 in the first direction is 45 ⁇ m
- the size of the second via hole 4014 in the second direction is 45 ⁇ m.
- the size is 70 ⁇ m.
- the distance between adjacent second via holes 4014 is 45 ⁇ m.
- the first power supply portion 4012 is located on the side of the interlayer insulating layer 95 facing away from the substrate, and a plurality of second vias 4014 disposed on the first power supply portion 4012 can expose the interlayer insulation layer 95, so that when the sealant is formed on the display substrate, the sealant can be in contact with the interlayer insulating layer 95 through the plurality of second vias 4014, so that after laser sintering, the sealant can be sealed.
- the cover plate and the display substrate can be firmly bonded together.
- the first power supply part 4012 is made of metal material, which can effectively reflect the laser light, thereby better speeding up the sintering process.
- a plurality of the second via holes 4014 are provided on the portion of the second wire entry portion 402 located in the wire feed encapsulant area 202 .
- the non-display area is further provided with a first power line 30
- the first power line 30 includes: a transmission part 301 and a transmission part 301 respectively connected to the transmission part 301 .
- the transmission part 301 is located between the display area 10 and the first power supply part 4012, the transmission part 301 extends along the first direction; the two first wire entry parts 302 are located in the transmission part The side of 301 facing away from the display area, the first wire entry portion 302 extends along the second direction, and at least a part of the first wire entry portion 302 is located in the wire entry encapsulation adhesive area 202 .
- the first power supply line 30 includes a positive power supply signal line VDD.
- the first power cord 30 includes an electrically connected transmission part 301 and a first wire entry part 302, the transmission part 301 is located between the display area and the first wire entry part 302, and the transmission part 301 is located along the Extending in a first direction, at least a part of the first wire entry portion 302 extends along a second direction; exemplarily, the first direction includes a horizontal direction, and the second direction includes a vertical direction.
- the transmission part 301 is located on the first side of the display substrate, the transmission part 301 is located between the display area 10 and the first power supply part 4012 , and the first wire entry part 302 is located at the between the two second wire entry portions 402 .
- the first power cord 30 includes two first wire inlet portions 302, each of the first wire inlet portions 302 extends along the second direction, and the two first wire inlet portions 302 are respectively connected with the first wire inlet portion 302.
- the transmission portion 301 is electrically connected, the two first wire inlet portions 302 are arranged at intervals along the first direction, and the two first wire inlet portions 302 are located between the two second wire inlet portions 402 . between.
- the part of the first wire inlet 302 located in the wire inlet encapsulant area 202 can be used as a packaging substrate to be in contact with the sealant. Since the first wire inlet 302 is made of metal material, it can effectively reflect the laser light. Thereby, the sintering process is better accelerated.
- a plurality of third vias 3020 are provided on the portion of the first wire entry portion 302 located in the wire feed encapsulant area 202 .
- the plurality of third via holes 3020 are distributed in an array, and can be divided into a plurality of rows of third via holes 3020 arranged along the second direction, and each row of third via holes 3020 includes a plurality of third via holes 3020 arranged at intervals along the first direction.
- the third via holes 3020 in two adjacent rows are staggered in the second direction.
- the orthographic projection of the third via hole 3020 on the substrate is a rectangle
- the size of the third via hole 3020 in the first direction is 45 ⁇ m
- the size of the third via hole 3020 in the second direction is 45 ⁇ m.
- the size is 70 ⁇ m.
- the distance between adjacent third via holes 3020 is 45 ⁇ m.
- the first wire entry portion 302 is located on the side of the interlayer insulating layer 95 that faces away from the substrate, and a plurality of third vias 3020 disposed on the first wire entry portion 302 can expose the layer The interlayer insulating layer 95, so that when the frame sealant is formed on the display substrate, the frame sealant can be in contact with the interlayer insulating layer 95 through the plurality of third vias 3020, so that after laser sintering is performed , the package cover plate and the display substrate can be firmly bonded together.
- Embodiments of the present disclosure also provide a display device, including the display substrate provided by the above embodiments.
- the orthographic projection of the encapsulation substrate layer 21 on the substrate is set, and the first power supply portion 4012 is located there. between the orthographic projections on the substrate; so that in the corner encapsulant area 201 and the first encapsulant area 203, the encapsulation base layer 21, the target portion of the first signal line 70, the power corner
- the part 4011 and the first power supply part 4012 together act as a package substrate in contact with the sealant, thereby effectively increasing the contact area between the sealant and the display substrate and improving the adhesion between the sealant and the display substrate properties, ensuring a good encapsulation effect.
- the encapsulation base layer 21 by being disposed in the corner encapsulation adhesive area 201 and the first encapsulation adhesive area 203, the encapsulation base layer 21, the target portion of the first signal line 70, the The power supply corner portion 4011 and the first power supply portion 4012 together serve as a packaging substrate in contact with the sealant, which avoids the formation of a large-area package in the corner encapsulant area 201 and the first encapsulant area 203
- the base layer 21 can effectively save the manufacturing cost of the display substrate.
- the display device provided by the embodiment of the present disclosure includes the above-mentioned display substrate, it also has the above-mentioned intentional effects, which will not be repeated here.
- the display device may be any product or component with a display function, such as a TV, a monitor, a digital photo frame, a mobile phone, and a tablet computer.
- the display device further includes an encapsulation cover plate disposed opposite to the display substrate, and the encapsulation cover plate and the display substrate are sealed by a frame sealant disposed in the encapsulation glue area.
- An embodiment of the present disclosure further provides a method for fabricating a display substrate, which is used to fabricate the display substrate provided in the above-mentioned embodiments, where the display substrate includes: a display area and a non-display area surrounding the display area, the non-display area Including an encapsulant area surrounding the display area; the encapsulant area includes: a corner encapsulant area 201, a wire entry encapsulant area 202 and a first encapsulant area 203 on the first side of the display area, the The first encapsulant area 203 is located between the corner encapsulant area 201 and the wire entry encapsulant area 202; the manufacturing method includes:
- the packaging base layer 21 is formed in the corner packaging glue area 201;
- a second power supply line 40, a gate driving circuit GOA, and a plurality of first signal lines 70 for providing signals to the gate driving circuit GOA are fabricated in the non-display area;
- the second power line 40 includes a power corner portion 4011 and a first power portion 4012, the first power portion 4012 overlaps with the first encapsulant region 203, and the first power portion 4012 extends in a first direction ;
- the target portion of each of the first signal lines 70 is located at least in the corner encapsulant area 201, and the target portion extends along the second direction; the first direction intersects the second direction; the target portion is in the
- the orthographic projection on the base of the display substrate is located between the orthographic projection of the package base layer 21 on the base and the orthographic projection of the first power supply portion 4012 on the base.
- the display substrate manufactured by the manufacturing method provided by the embodiment of the present disclosure by setting the orthographic projection of the target portion on the substrate, the orthographic projection of the encapsulation base layer 21 on the substrate, and the first Between the orthographic projections of a power supply portion 4012 on the substrate; such that in the corner encapsulant area 201 and the first encapsulant area 203, the encapsulation substrate layer 21 and the target of the first signal line 70 part and the first power supply part 4012 together as a packaging substrate in contact with the frame sealant, thereby effectively increasing the contact area between the frame sealant and the display substrate, and improving the adhesion between the frame sealant and the display substrate , to ensure a good packaging effect.
- the encapsulation base layer 21 and the first signal line serve as a packaging substrate in contact with the sealant, avoiding the formation of a large-area packaging substrate in the corner encapsulant area 201 and the first encapsulant area 203
- the bottom layer 21 can effectively save the manufacturing cost of the display substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Optics & Photonics (AREA)
- Manufacturing & Machinery (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Chemical & Material Sciences (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
Claims (20)
- 一种显示基板,包括:显示区域和围绕所述显示区域的非显示区域;所述非显示区域包括封装胶区,所述非显示区域设置有第一电源线和第二电源线;所述第一电源线包括:传输部和与该传输部连接的第一进线部,所述传输部位于所述显示区域与所述第一进线部之间,所述传输部沿第一方向延伸,所述第一进线部的至少部分沿第二方向延伸,所述第一方向与所述第二方向相交;所述第二电源线包括:周边部和两个第二进线部;所述周边部环绕所述显示区域,所述周边部具有开口,所述周边部在开口处的两个端部与所述两个第二进线部一一对应连接;所述第一进线部位于所述两个第二进线部之间;所述第二进线部与所述第一进线部之间包括第一间隔区和第二间隔区,所述第一间隔区在所述第一方向具有第一距离,所述第二间隔区在所述第一方向具有第二距离,所述第一间隔区与所述封装胶区具有第一交叠区域,所述第二间隔区与所述封装胶区无交叠;所述第一距离大于所述第二距离。
- 根据权利要求1所述的显示基板,其中,所述非显示区域还包括扇出区,所述扇出区包括多条扇出线;所述第一交叠区域与所述扇出区至少部分交叠。
- 根据权利要求2所述的显示基板,其中,所述第一交叠区域在所述显示基板的基底上的正投影,位于所述扇出区在所述基底上的正投影的内部。
- 根据权利要求3所述的显示基板,其中,所述多条扇出线包括多条目标扇出线,每条目标扇出线的第一部分均位于所述封装胶区,所述第一部分在所述基底上的正投影,与所述第一电源线在所述基底上的正投影交叠,和/或与所述第二电源线在所述基底上的正投影交叠;相邻的两个目标扇出线的第一部分在所述基底上的正投影之间的间距大于1μm。
- 根据权利要求3所述的显示基板,其中,所述多条扇出线包括多条目标扇出线,每条目标扇出线的第一部分均位于所述封装胶区,所述第一部分 在所述基底上的正投影,与所述第一电源线在所述基底上的正投影交叠,和/或与所述第二电源线在所述基底上的正投影交叠;相邻的两个目标扇出线的第一部分在所述基底上的正投影之间的间距a满足如下条件:a=(0.264~0.5)×k,k为所述目标扇出线的线宽。
- 根据权利要求1所述的显示基板,其中,所述第二进线部包括依次电连接的第一进线子图形、第二进线子图形和第三进线子图形,所述第一进线子图形与所述周边部中对应的端部电连接;所述第一进线子图形与所述第一进线部之间具有所述第一间隔区;所述第二进线子图形与所述第一进线部之间具有所述第二间隔区;沿靠近所述第一间隔区的方向,所述第二距离逐渐增大,直至与所述第一距离相等。
- 根据权利要求6所述的显示基板,其中,所述第三进线子图形沿所述第二方向延伸,所述第三进线子图形与第一进线部之间在第一方向具有第三距离,所述第三距离与所述第二距离的最小值相等。
- 根据权利要求6所述的显示基板,其中,所述第三进线子图形与所述第一进线部之间具有第三间隔区;所述显示基板还包括栅极驱动电路,以及用于为所述栅极驱动电路提供信号的多条第一信号线,所述第一信号线的至少部分位于所述第二间隔区和/或所述第三间隔区。
- 根据权利要求1所述的显示基板,其中,所述显示基板还包括多条虚拟信号线;每条所述虚拟信号线的至少部分位于所述第一交叠区域。
- 根据权利要求9所述的显示基板,其中,所述显示基板还包括第一栅金属层,所述虚拟信号线与所述第一栅金属层同层同材料设置。
- 根据权利要求9所述的显示基板,其中,所述显示基板还包括第二栅金属层,所述虚拟信号线与所述第二栅金属层同层同材料设置。
- 根据权利要求9所述的显示基板,其中,所述显示基板还包括第一栅金属层和第二栅金属层;所述多条虚拟信号线包括多条第一虚拟信号线和多条第二虚拟信号线,所述第一虚拟信号线在所述显示基板的基底上的正投影与所述第二虚拟信号线在所述基底上的正投影交替间隔设置,所述第一虚 拟信号线与所述第一栅金属层同层同材料设置,所述第二虚拟信号线与所述第二栅金属层同层同材料设置。
- 根据权利要求9所述的显示基板,其中,所述虚拟信号线沿所述第一方向延伸;或者,所述虚拟信号线沿所述第二方向延伸。
- 根据权利要求9所述的显示基板,其中,所述第一交叠区域中布满所述虚拟信号线。
- 根据权利要求1所述的显示基板,其中,所述显示基板还包括位于所述封装胶区的封装基底层,所述封装基底层围绕所述显示区域,并在所述显示区域靠近所述第一进线部的一侧断开。
- 根据权利要求15所述的显示基板,其中,还包括第一栅金属层,所述封装基底层与所述第一栅金属层同层同材料设置。
- 根据权利要求15所述的显示基板,其中,所述显示基板还包括基底,以及沿远离所述基底的方向依次层叠设置在所述基底上的第一栅极绝缘层、第二栅极绝缘层和层间绝缘层,所述封装基底层位于所述第一栅极绝缘层和所述第二栅极绝缘层之间;所述封装基底层上设置有多个第一过孔;所述显示基板上还设置有与所述多个第一过孔一一对应的多组第一子过孔,每组第一子过孔均包括多个第一子过孔,所述多个第一子过孔在所述基底上的正投影,位于对应的第一过孔在所述基底上的正投影的内部,每个所述第一子过孔均贯穿所述层间绝缘层、所述第二栅极绝缘层和所述第一栅极绝缘层。
- 一种显示装置,包括如权利要求1~17中任一项所述的显示基板。
- 根据权利要求18所述的显示装置,其中,所述显示装置还包括与所述显示基板相对设置的封装盖板,所述封装盖板与所述显示基板之间通过设置在封装胶区的封框胶密封。
- 一种显示基板的制作方法,所述显示基板包括显示区域和围绕所述显示区域的非显示区域,所述非显示区域包括封装胶区;所述制作方法包括:在所述非显示区域制作第一电源线和第二电源线;所述第一电源线包括:传输部和与该传输部连接的第一进线部,所述传 输部位于所述显示区域与所述第一进线部之间,所述传输部沿第一方向延伸,所述第一进线部的至少部分沿第二方向延伸,所述第一方向与所述第二方向相交;所述第二电源线包括:周边部和两个第二进线部;所述周边部环绕所述显示区域,所述周边部具有开口,所述周边部在开口处的两个端部与所述两个第二进线部一一对应连接;所述第一进线部位于所述两个第二进线部之间;所述第二进线部与所述第一进线部之间包括第一间隔区和第二间隔区,所述第一间隔区在所述第一方向具有第一距离,所述第二间隔区在所述第一方向具有第二距离,所述第一间隔区与所述封装胶区具有第一交叠区域,所述第二间隔区与所述封装胶区无交叠;所述第一距离大于所述第二距离。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2020/118879 WO2022067520A1 (zh) | 2020-09-29 | 2020-09-29 | 显示基板及其制作方法、显示装置 |
DE112020007181.2T DE112020007181T5 (de) | 2020-09-29 | 2020-09-29 | Anzeigesubstrat und verfahren zu dessen herstellung sowie anzeigevorrichtung |
US17/420,050 US12029086B2 (en) | 2020-09-29 | 2020-09-29 | Display substrate, manufacturing method thereof, and display device |
CN202080002173.0A CN114761867B (zh) | 2020-09-29 | 2020-09-29 | 显示基板及其制作方法、显示装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2020/118879 WO2022067520A1 (zh) | 2020-09-29 | 2020-09-29 | 显示基板及其制作方法、显示装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2022067520A1 WO2022067520A1 (zh) | 2022-04-07 |
WO2022067520A9 true WO2022067520A9 (zh) | 2022-06-02 |
Family
ID=80949311
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2020/118879 WO2022067520A1 (zh) | 2020-09-29 | 2020-09-29 | 显示基板及其制作方法、显示装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US12029086B2 (zh) |
CN (1) | CN114761867B (zh) |
DE (1) | DE112020007181T5 (zh) |
WO (1) | WO2022067520A1 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116322117A (zh) * | 2022-12-01 | 2023-06-23 | 京东方科技集团股份有限公司 | 显示面板及显示装置 |
CN117042499B (zh) * | 2023-08-31 | 2024-07-09 | 绵阳惠科光电科技有限公司 | 显示面板及显示装置 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4512976B2 (ja) | 2003-12-10 | 2010-07-28 | 日本電気株式会社 | 液晶表示装置 |
JP2013080041A (ja) | 2011-10-03 | 2013-05-02 | Seiko Epson Corp | 電気光学装置および電子機器 |
CN104681577B (zh) | 2013-11-28 | 2018-04-06 | 群创光电股份有限公司 | 有机发光二极管显示面板及其制作方法 |
KR102477299B1 (ko) * | 2015-06-12 | 2022-12-14 | 삼성디스플레이 주식회사 | 디스플레이 장치 |
CN105448956B (zh) | 2015-12-30 | 2019-01-25 | 昆山国显光电有限公司 | 一种有机发光显示装置及其制备方法 |
KR102568631B1 (ko) * | 2016-04-15 | 2023-08-21 | 삼성디스플레이 주식회사 | 유기 발광 표시 장치 |
KR102560703B1 (ko) | 2016-04-29 | 2023-07-28 | 삼성디스플레이 주식회사 | 디스플레이 장치 |
CN107565046B (zh) | 2017-08-17 | 2019-03-22 | 上海天马有机发光显示技术有限公司 | 有机发光显示面板及其制造方法和显示装置 |
CN107833979A (zh) | 2017-10-31 | 2018-03-23 | 京东方科技集团股份有限公司 | 一种显示面板及其制作方法、显示装置 |
KR20200081625A (ko) * | 2018-12-27 | 2020-07-08 | 삼성디스플레이 주식회사 | 디스플레이 장치 |
CN110018595B (zh) | 2019-04-25 | 2021-11-12 | 厦门天马微电子有限公司 | 一种显示面板及显示装置 |
CN111430572A (zh) | 2020-04-14 | 2020-07-17 | 昆山国显光电有限公司 | 显示面板及显示装置 |
-
2020
- 2020-09-29 CN CN202080002173.0A patent/CN114761867B/zh active Active
- 2020-09-29 DE DE112020007181.2T patent/DE112020007181T5/de active Pending
- 2020-09-29 WO PCT/CN2020/118879 patent/WO2022067520A1/zh active Application Filing
- 2020-09-29 US US17/420,050 patent/US12029086B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
DE112020007181T5 (de) | 2023-05-11 |
US12029086B2 (en) | 2024-07-02 |
US20220320234A1 (en) | 2022-10-06 |
CN114761867A (zh) | 2022-07-15 |
CN114761867B (zh) | 2023-08-01 |
WO2022067520A1 (zh) | 2022-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10868102B1 (en) | Organic light emitting display panel and display device | |
CN108123062B (zh) | 有机发光显示装置 | |
CN108022956B (zh) | 发光显示装置 | |
US20240179940A1 (en) | Display substrate and preparation method thereof, and display device | |
WO2022193699A1 (zh) | 显示基板及显示装置 | |
JP2020531879A (ja) | エレクトロルミネセント表示基板及びその製造方法、表示パネル並びに表示装置 | |
US10748880B2 (en) | Micro LED display panel and manufacturing method thereof | |
CN113950712B (zh) | 显示基板、显示面板、显示装置及显示面板的制造方法 | |
US20240244877A1 (en) | Display substrate, method for manufacturing the same and display device | |
WO2022067520A9 (zh) | 显示基板及其制作方法、显示装置 | |
KR20190044016A (ko) | 표시 장치 및 표시 장치 제조 방법 | |
US20230325016A1 (en) | Touch-control display panel and preparation method therefor, and display apparatus | |
CN111681610A (zh) | 一种显示装置及其制作方法 | |
KR102635781B1 (ko) | 배선 필름 및 그를 포함한 표시 장치 | |
TW202215389A (zh) | 顯示面板及其製作方法 | |
CN114975740B (zh) | 显示面板及其制备方法 | |
TW202004710A (zh) | 顯示裝置及其製造方法 | |
CN114287063A (zh) | 显示基板及显示装置 | |
WO2019206023A1 (zh) | 一种显示面板、其制作方法及显示装置 | |
KR20210113503A (ko) | 표시 장치 및 이의 제조 방법 | |
US11903298B2 (en) | Display panel and display device | |
US11963406B2 (en) | Display and display device | |
WO2023122991A1 (zh) | 显示面板及制作方法、显示装置 | |
WO2022178809A1 (zh) | 显示基板及其制作方法、显示装置 | |
WO2022183434A1 (zh) | 显示面板及其制造方法、显示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20955546 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20955546 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 11.07.2023) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20955546 Country of ref document: EP Kind code of ref document: A1 |