WO2022041907A1 - 一种数字隔离器 - Google Patents

一种数字隔离器 Download PDF

Info

Publication number
WO2022041907A1
WO2022041907A1 PCT/CN2021/097807 CN2021097807W WO2022041907A1 WO 2022041907 A1 WO2022041907 A1 WO 2022041907A1 CN 2021097807 W CN2021097807 W CN 2021097807W WO 2022041907 A1 WO2022041907 A1 WO 2022041907A1
Authority
WO
WIPO (PCT)
Prior art keywords
common
signal
mode
module
digital isolator
Prior art date
Application number
PCT/CN2021/097807
Other languages
English (en)
French (fr)
Inventor
刘燕涛
应峰
吴建刚
陶园林
时传飞
Original Assignee
屹世半导体(上海)有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CN202021831829.3U external-priority patent/CN212381197U/zh
Priority claimed from CN202010880467.5A external-priority patent/CN112019206A/zh
Application filed by 屹世半导体(上海)有限公司 filed Critical 屹世半导体(上海)有限公司
Publication of WO2022041907A1 publication Critical patent/WO2022041907A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements

Definitions

  • the invention relates to the field of high-voltage isolation circuits, in particular to a digital isolator.
  • High-voltage capacitive isolation circuits are increasingly used in signal transmission between chips or systems in different power domains. It can provide electrical isolation of up to several thousand volts between two or more chips or systems, and realize the The "ground” isolation between them improves the reliability of the chip or system.
  • Common Mode Transient Immunity CMTI indicates the ability of an isolator to withstand rapid changes in the potential difference between its grounds, that is, the ability to undergo rapid changes in the common mode without causing bit errors.
  • a high CMTI indicates a robust isolation channel. During the test, a transient high-voltage pulse is added between the two grounds of the isolator chip as a common-mode interference signal, and the input terminal is connected to a high level or a low level.
  • CMTI the slope of the rise/fall of the maximum pulse signal that can be tolerated at this time is defined as the transient common mode rejection capability, the unit is KV/us, CMTI is one of the most important parameters to evaluate the performance of the isolator, how to improve the CMTI capability is The key to the design of the isolator, and the isolator in the prior art also has the problems of large occupied area and high power consumption.
  • the purpose of the present invention is to provide a digital isolator, including a signal input module, an isolation capacitor module and a common mode transient immunity module, which can effectively improve the common mode transient immunity CMTI of the isolator, and at the same time,
  • a pseudo-differential circuit with a common mode shared by multiple channels and impedance matching is used, the circuit structure can be simplified while the CMTI effect as good as the full differential circuit can be achieved, and the area and power consumption of the chip can be greatly saved.
  • one aspect of the present invention provides a digital isolator, which has a signal input module, an isolation capacitor module and a common mode transient immunity module; the isolation capacitor module, the signal input module and the common mode transient immunity module The module is connected, and the differential signal processed by the signal input module is isolated and transmitted to the common mode transient immunity module; the signal input module is a pseudo-differential circuit with impedance matching; the common mode transient immunity module includes The high-pass filter circuit is used to remove the influence of the CMTI transient on the common-mode signal and attenuate the low-frequency CMTI signal.
  • the high-pass filter circuit is a second-order or multi-order high-pass filter circuit with common mode clamping.
  • the common-mode transient disturbance immunity module further includes a pre-amplifier circuit, the pre-amplifier circuit adopts a multi-stage amplification and a high-pass filter with a common-mode setting is connected in series in the middle.
  • the common-mode transient disturbance rejection module further includes a band-stop filter circuit, and the band-stop filter circuit and the high-pass filter circuit jointly suppress the common-mode transient signal.
  • the multiple pseudo-differential circuits share one or more impedance-matched common-mode paths.
  • the reference signal of the common mode path adopts a DC common mode signal or a power supply signal or a ground signal of the input terminal.
  • the demodulator connected to the digital isolator has an envelope detector and a glitch filter.
  • the isolation capacitor module is a series and/or parallel circuit of one or more capacitors.
  • the signal input module is a fully differential circuit.
  • FIG. 1 is a schematic structural diagram of a digital isolator according to a preferred embodiment of the present invention.
  • FIG. 2 is a transient characteristic diagram when CMTI is suppressed in accordance with a preferred embodiment of the present invention
  • FIG. 3 is an amplitude-frequency characteristic diagram in accordance with a preferred embodiment of the present invention.
  • FIG. 4 is a schematic diagram of a circuit structure of a digital isolator in a modulation architecture according to a preferred embodiment of the present invention.
  • first, second, third, etc. may be used in this disclosure to describe various information, such information should not be limited by these terms. These terms are only used to distinguish the same type of information from each other.
  • first information may also be referred to as the second information, and similarly, the second information may also be referred to as the first information, without departing from the scope of the present disclosure.
  • word "if” as used herein can be interpreted as "at the time of” or "when” or "in response to determining.”
  • FIG. 1 it is a schematic structural diagram of a digital isolator according to a preferred embodiment of the present invention, which includes a signal input module, an isolation capacitor module and a common mode transient immunity module.
  • the isolation capacitor module is connected to the signal input module and the common mode transient immunity module.
  • the signal input module is located at the TX end of the signal
  • the common mode transient immunity module is located at the RX end of the signal
  • the isolation capacitor module The differential signal processed by the signal input module at the TX end is isolated and transmitted to the common mode transient immunity module at the RX end.
  • the present invention does not limit the implementation of the isolation capacitor module.
  • the isolation capacitor module is only used as the signal transmission channel of the digital isolator of the present invention. Any circuit that can realize signal isolation transmission is within the protection scope of the present invention.
  • the isolation capacitor module adopts a or series and/parallel circuits of multiple capacitors.
  • the TX terminal of the present invention uses a signal input module to differentially process the signal, and the signal input module can use either a full differential circuit or a pseudo differential circuit, all within the protection scope of the present invention.
  • the fully differential circuit By using a fully differential circuit, better anti-common mode interference capability can be achieved, and the common mode noise of the signal received at the receiving end can be almost completely canceled, which has a good CMTI effect and is suitable for long-distance transmission. But there is a problem that the fully differential circuit needs to differentially transform each single-ended signal, and output two signals, one is in phase with the original signal, and the other is in reverse phase with the original signal, that is, for each signal to be transmitted, it needs to be One normal phase path and one reverse phase path. If multiple signals, such as N, need to be transmitted, 2 times or 2N channels are required for signal transmission. When the demand for signal transmission is large, the line layout and wiring area are required to be higher, which is not conducive to saving chip area.
  • the signal input module of the TX terminal of the present invention adopts a pseudo-differential circuit structure.
  • it is a pseudo differential circuit with impedance matching.
  • CMTI is the rapid change of the potential difference between the two sides of the isolator.
  • the common mode signal is shared as a reference source for differential.
  • the common mode transient immunity module located at the RX end receives the signal transmitted by the isolation capacitor module, and is used to remove the influence of the CMTI transient on the common mode signal and attenuate the low frequency CMTI signal.
  • the common-mode transient immunity module includes a high-pass filter circuit, preferably a second-order or multi-order high-pass filter circuit with a common-mode clamp, to suppress slightly low-frequency common-mode signals and low-frequency jitter on the ground.
  • the high-pass filter circuit in the present invention can attenuate low-frequency disturbance by reasonably designing the low-frequency cut-off frequency, at the same time suppress the DC signal through the high-pass filter, and reset the common-mode signal through the common-mode clamp to remove the common-mode point caused by the mismatch of the front stage. Drift effects.
  • the order of the high-pass filter circuit in the common-mode transient immunity module is not limited.
  • the order of the high-pass filter circuit can be second-order or multi-order, which are all within the protection scope of the present invention.
  • a high pass filter helps to increase the steepness of the forbidden band edges of the filter.
  • FIG. 2 is a transient characteristic diagram of CMTI suppression in accordance with a preferred embodiment of the present invention
  • the VCM signal of several thousand volts becomes a few volts after passing through the isolation capacitor module.
  • the V1 signal, and after passing through the high-pass filter circuit becomes the V2 signal with small peaks only at the edge of the VCM signal change (the common mode level of the V2 signal is set by VR).
  • a differential amplifier is set after the high-pass filter circuit of the common-mode transient immunity module to remove the small peak of the V2 signal.
  • the signal will enter the demodulator at the RX end for final demodulation.
  • various filtering forms such as glitch filter or low-pass filter, etc.
  • FIG. 3 which is an amplitude-frequency characteristic diagram in accordance with a preferred embodiment of the present invention, it can be seen from FIG. 3 that as long as a reasonable cut-off frequency is designed, the CMTI signal can be attenuated to the greatest extent without affecting the amplification of the carrier signal.
  • the common-mode transient immunity module at the RX end adopts a second-order or multi-order high-pass filter with a common-mode clamp.
  • the second-order or multi-order high-pass filter provides good impedance matching for the pseudo-differential structure, which not only achieves the same good CMTI effect as the fully differential circuit, but also saves a lot of circuit area and power consumption by sharing a common mode path.
  • the above-mentioned multiple signals sharing one common mode path is the preferred technical solution of the present invention, not the only technical solution.
  • the present invention does not limit the number and sharing of common-mode paths in the pseudo-differential circuit. Either multiple paths (including two paths) can share one common-mode path as above, or each signal can set its own common-mode path to detect the common mode path brought by CMTI.
  • the mode change can also be shared by multiple channels, that is, some of them share one channel, and others share or divide multiple channels, which are all within the protection scope of the present invention.
  • the multiple pseudo-differential circuits share one or more impedance-matched common-mode paths.
  • the input signal of the common mode path is the DC common mode voltage of one of the circuits.
  • the power supply of the TX terminal, the ground or other internal reference potentials that can reflect the change of the common mode can be selected. Selecting other potentials can also be understood as this technology Variations of the scheme are also within the protection scope of the present invention.
  • the common-mode transient immunity module at the RX end further includes a pre-amplifier circuit, which is connected to the high-pass filter circuit, and receives the signal whose common-mode signal is basically suppressed after the high-pass filter process.
  • a pre-amplifier circuit Set at the front end of the demodulator, as a pre-processing before demodulation, a high-pass filter with multi-stage amplification and a common-mode setting is used in series in the middle, so as to further improve the common-mode rejection and remove the influence of mismatch.
  • the output signal after the pre-amplifier circuit is V3, and its amplitude-frequency characteristics are shown in the figure.
  • the common-mode transient immunity module at the RX end further includes a band-stop filter circuit, and the band-stop filter circuit and the above-mentioned high-pass filter circuit jointly suppress the common-mode transient signal to obtain a better CMTI effect.
  • the digital isolator of the present invention is suitable for a variety of modulation-demodulation architectures.
  • the modulation of the TX part can use OOK modulation, edge modulation or other modulation
  • the demodulation of RX can be envelope detection or other demodulation.
  • modulation method, the digital isolator of the present invention can be used to obtain better CMTI effect or save circuit space layout. within the scope of protection.
  • FIG. 4 it is a schematic diagram of a circuit structure of a digital isolator in a modulation architecture according to a preferred embodiment of the present invention.
  • FIG. 4 shows a circuit embodiment of a digital isolator for improving CMTI using the present invention.
  • the isolator includes a signal input module composed of a pseudo-differential circuit, and is composed of a multi-order high-pass filter circuit and a pre-amplifier circuit.
  • the common mode transient immunity module, and the isolation capacitor module are examples of a signal input module composed of a pseudo-differential circuit, and is composed of a multi-order high-pass filter circuit and a pre-amplifier circuit.
  • the common mode transient immunity module, and the isolation capacitor module are examples of the isolation capacitor module.
  • the signal is modulated and then transmitted through the PA.
  • the power supply VDD at the TX end (which can also be ground or other internal DC voltage reference points) is also transmitted through the PA to achieve impedance matching.
  • the impedance matching is The key to realizing the common mode of the signal and the common mode signal matching of the common mode path transmission.
  • both the output stage of the PA and the high-pass filter behind the isolation capacitor have good impedance matching.
  • the common mode signal transmitted by the common mode channel can be shared by multiple channels, that is, one common mode channel for multiple signal channels, so as to reduce the power consumption and area of the circuit.
  • the high-pass filter circuit adopts a multi-order high-pass filter circuit with common mode clamping, which is used to suppress the influence of the CMTI transient on the common mode signal and attenuate the low frequency CMTI signal.
  • the pre-amplifier circuit uses multi-stage amplification and a high-pass filter with a common-mode setting in series in the middle to improve common-mode rejection and remove the influence of mismatch.
  • the pre-amplified signal enters a demodulator composed of an envelope detector and a glitch filter to restore the input signal.
  • the envelope detector is used to remove the carrier and demodulate the signal
  • the post-stage glitch removal circuit is used to remove the bit error, noise and phase loss caused by high-frequency noise and carrier modulation, so as to bring better CMTI effect.
  • Reasonable setting of the filter width of the glitch filter can also remove the bit error from common mode to differential mode caused by the mismatch caused by the pseudo-differential circuit, and effectively reduce the bit error rate.
  • the above-mentioned digital isolator based on a certain modulation architecture is only an example to illustrate how the architecture is implemented.
  • the digital isolator of the present invention is applicable to various modulation architectures, and is not limited to this embodiment.
  • the use of a high-pass filter circuit with a common mode clamp and a signal input module can effectively suppress the common mode signal and improve the CMTI effect.
  • the power consumption and area of the circuit are further saved, which is of great significance to the chip design.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Amplifiers (AREA)

Abstract

本发明提供了一种数字隔离器，具有信号输入模块、隔离电容模块与共模瞬态抗扰模块；所述隔离电容模块与所述信号输入模块及所述共模瞬态抗扰模块连接，将经过所述信号输入模块处理的差分信号隔离传输至所述共模瞬态抗扰模块；所述信号输入模块为阻抗匹配的伪差分电路；所述共模瞬态抗扰模块包括高通滤波电路，用于去除CMTI瞬变时对于共模信号的影响，衰减低频CMTI信号。通过本申请的数字隔离器，可以有效的提高隔离器的共模瞬态抗扰度CMTI，同时，采用多路共用共模的且阻抗匹配的伪差分电路可以在实现同全差分电路一样好的CMTI效果的同时简化了电路结构，大量节省芯片的面积和功耗。

Description

一种数字隔离器 技术领域
本发明涉及高压隔离电路领域，尤其涉及一种数字隔离器。
背景技术
高压电容隔离电路被越来越多的应用于处于不同电源域的芯片或系统间的信号传输，它可以提供两个或多个芯片或系统间高达几千伏的电气隔离，实现不同电源域之间的“地”隔离，提高芯片或系统的可靠性。共模瞬态抗扰度CMTI表示隔离器有能力承受其地之间电位差的快速变化，即在共模快速变化时而不会引起误码的能力。高CMTI表示健壮的隔离通道。测试时在隔离器芯片两个地之间加入瞬态高压脉冲作为共模干扰信号，输入端接高电平或低电平，在发生高压脉冲冲击时，要保证输出端信号跟随输入端信号不出错；此时能够承受的最大脉冲信号上升/下降的斜率，被定义为瞬态共模抑制能力，单位为KV/us，CMTI是评价隔离器性能最重要的参数之一，如何提高CMTI能力是隔离器设计的关键，且现有技术中隔离器还存在占用面积大与功耗大的问题。
因此，需要提供一种共模瞬态抗扰高且功耗小的隔离器。
发明内容
为了解决上述问题，本发明的目的在于提供一种数字隔离器，包括信号输入模块、隔离电容模块与共模瞬态抗扰模块，有效的提高隔离器的共模瞬态抗扰度CMTI，同时，在采用多路共用共模的且阻抗匹配的伪差分电路时还可以在实现同全差分电路一样好的CMTI效果的同时简化电路结构，大量节省芯片的面积和功耗。
具体地，本发明一方面提供一种数字隔离器，具有信号输入模块、隔离电容模块与共模瞬态抗扰模块；所述隔离电容模块与所述信号输入模块及所述共模瞬态抗扰模块连接，将经过所述信号输入模块处理的差分信号隔离传输至所述共模瞬态抗扰模块；所述信号输入模块为阻抗匹配的伪差分电路；所述共模瞬态抗扰模块包括高通滤波电路，用于去除CMTI瞬变时对于共模信号的影响，衰减低频CMTI信号。
优选地，所述高通滤波电路为带共模钳位的二阶或多阶高通滤波电路。
优选地，所述共模瞬态抗扰模块还包括预放大电路，所述预放大电路采用多级放大并在中间串联带共模设置的高通滤波器。
优选地，所述共模瞬态抗扰模块还包括带阻滤波电路，所述带阻滤波电路与所述高通滤波电路共同抑制共模瞬态信号。
优选地，当存在多个伪差分电路时，所述多个伪差分电路共用一路或多路阻抗匹配的共模通路。
优选地，所述共模通路的参考信号采用直流共模信号或输入端的电源信号或地信号。
优选地，所述数字隔离器连接的解调器具有包络检测器与毛刺滤波器。
优选地，所述隔离电容模块为一个或多个电容的串联和/并联电路。
优选地，所述信号输入模块为全差分电路。
采用了上述技术方案后，与现有技术相比，具有以下有益效果：
1.有效地提高了隔离器的共模瞬态抗扰度；
2.简化电路结构，大量节省芯片的面积和功耗。
附图说明
图1为符合本发明一优选实施例的数字隔离器的结构示意图；
图2为符合本发明一优选实施例的CMTI抑制时的瞬态特性图；
图3为符合本发明一优选实施例的幅频特性图；
图4为符合本发明一优选实施例的数字隔离器在调制架构的电路结构示意图。
具体实施方式
以下结合附图与具体实施例进一步阐述本发明的优点。
这里将详细地对示例性实施例进行说明，其示例表示在附图中。下面的描述涉及附图时，除非另有表示，不同附图中的相同数字表示相同或相似的要素。以下示例性实施例中所描述的实施方式并不代表与本公开相一致的所有实施方式。相反，它们仅是与如所附权利要求书中所详述的、本公开的一些方面相一致的装置和方法的例子。
在本公开使用的术语是仅仅出于描述特定实施例的目的，而非旨在限制本公开。在本公开和所附权利要求书中所使用的单数形式的“一种”、“所述”和“该”也旨在包括多数形式，除非上下文清楚地表示其他含义。还应当理解，本文中使用的术语“和/或”是指并包含一个或多个相关联的列出项目的任何或所有可能组合。
应当理解，尽管在本公开可能采用术语第一、第二、第三等来描述各种信息，但这 些信息不应限于这些术语。这些术语仅用来将同一类型的信息彼此区分开。例如，在不脱离本公开范围的情况下，第一信息也可以被称为第二信息，类似地，第二信息也可以被称为第一信息。取决于语境，如在此所使用的词语“如果”可以被解释成为“在……时”或“当……时”或“响应于确定”。
在后续的描述中，使用用于表示元件的诸如“模块”、“部件”或“单元”的后缀仅为了有利于本发明的说明，其本身并没有特定的意义。因此，“模块”与“部件”可以混合地使用。
参阅附图1，为符合本发明一优选实施例的数字隔离器的结构示意图，具有信号输入模块、隔离电容模块与共模瞬态抗扰模块。
隔离电容模块与信号输入模块及共模瞬态抗扰模块连接，本发明的数字隔离器中，信号输入模块位于信号的TX端，共模瞬态抗扰模块位于信号的RX端，隔离电容模块将TX端经过信号输入模块处理的差分信号隔离传输至RX端的共模瞬态抗扰模块。
本发明不限制隔离电容模块的实现方式，隔离电容模块只是作为本发明数字隔离器的信号传输通道，任何可以实现信号隔离传输的电路均在本发明的保护范围内，如，隔离电容模块采用一个或多个电容的串联和/并联电路。
为了获得较好的CMTI效果，本发明TX端采用信号输入模块对信号进行差分处理，信号输入模块可以采用全差分电路或伪差分电路均可，都在本发明的保护范围内。
通过采用全差分电路，可以实现较好的抗共模干扰能力，接收端接收到的信号共模噪声可以被几乎完全抵消，具有较好的CMTI效果，适合长距离传输。但存在一个问题在于全差分电路需要将每一个单端信号进行差分变换，输出两个信号，一个和原信号同相，一个和原信号反相，即对于每一个需要传输的信号而言，都需要一个正相通路，一个反相通路。若需要传输多个信号，如N个，则需要2倍即2N个通路进行信号传输，在信号传输需求大时对线路排布及布线面积要求更高，不利于节省芯片面积。
因此，作为对上述技术方案的改进，在一优选实施例中，本发明TX端的信号输入模块采用伪差分电路架构。优选地，为阻抗匹配的伪差分电路。CMTI是隔离器两边地之间电位差的快速变化，通过伪差分电路，只需要一路阻抗匹配的共模通路就可以检测到共地的所有通路上的CMTI带来的共模变化，其他通路可以共用该共模信号作为参考源来做差分。即，在存在多路信号传输时，所有通路只需要共用一条共模通路即可实现检测所有通路上的CMTI带来的共模变化，从而抑制共模干扰，而此时需要的通路为N+1，可以有效的节省芯片面积与功耗。而通过设置共模通路阻抗匹配，可以实现与全差分电路一样好的CMTI效果。
本发明中位于RX端的共模瞬态抗扰模块接收隔离电容模块传输信号，用于去除 CMTI瞬变时对于共模信号的影响，衰减低频CMTI信号。共模瞬态抗扰模块包括高通滤波电路，优选地，为带共模钳位的二阶或多阶高通滤波电路，抑制稍低频的共模信号和地上的低频抖动。本发明中的高通滤波电路可以通过合理的设计低频截至频率来衰减低频扰动，同时通过高通滤波器抑制直流信号，通过共模钳位重设共模信号实现去除前级失配造成的共模点漂移的影响。本发明中，不限制共模瞬态抗扰模块中高通滤波电路的阶数，高通滤波电路的阶数可以是二阶也可以是多阶，都在本发明的保护范围之内，多阶的高通滤波器有助于提高滤波器的禁带边沿陡峭程度。
参阅图2，为符合本发明一优选实施例的CMTI抑制时的瞬态特性图，从图中的瞬态特性可以看出，几千伏的VCM信号经过隔离电容模块之后变成了几伏的V1信号，而通过高通滤波电路后又变成了仅在VCM信号变化的边缘时有小尖峰的V2信号(V2信号的共模电平由VR设定)。优选地，共模瞬态抗扰模块的高通滤波电路后设置差分放大器可以将V2信号的小尖峰去掉。
通过共模瞬态抗扰模块，信号将进入RX端的解调器进行最终的解调，在解调器中，也可以通过多种滤波形式(如毛刺滤波器或低通滤波器等)去除因失配导致的共模转为差模的部分高频信号。参阅图3，为符合本发明一优选实施例的幅频特性图，从图3中可以看出，只要设计合理的截止频率，就可以最大程度的衰减CMTI信号而不影响载波信号的放大。
基于上述实施例，在一优选实施例中，在TX端的信号输入模块采用伪差分电路时，RX端的共模瞬态抗扰模块采用带共模钳位的二阶或多阶高通滤波器，该二阶或多阶高通滤波器为伪差分结构提供了良好的阻抗匹配，既实现了与全差分电路一样好的CMTI效果，又可以通过共用一路共模通路大量节省电路的面积与功耗。
采用伪差分电路时，上述多路信号共用一路共模通路是本发明的优选技术方案，并非唯一技术方案。本发明并不限制伪差分电路中共模通路的数量及共用情况，既可以如上多路(包括两路)共用一路共模，也可以每一路信号都设置自己的共模通路检测CMTI带来的共模变化，也可以多路共用多路共模，即部分共用一路，其他共用或分用多路，都在本发明的保护范围之内。优选地，当存在多个伪差分电路时，如上所述，多个伪差分电路共用一路或多路阻抗匹配的共模通路。
在上述实施例中，共模通路的输入信号为其中一路电路的直流共模电压，可以选择TX端的电源，地或其他能反映共模变化的内部参考电位，选择其他电位也可以理解为该技术方案的变形，也在本发明的保护范围之内。
在一优选实施方式中，RX端的共模瞬态抗扰模块还包括预放大电路，预放大电路与 高通滤波电路连接，接收经过高通滤波处理后共模信号被基本抑制后的信号，预放大电路设置于解调器前端，作为解调前的预处理，采用多级放大并在中间串联带共模设置的高通滤波器，从而进一步提高共模抑制并去除失配的影响。参阅图3，经过预放大电路后输出的信号为V3，其幅频特性如图中所示，通过增加设置预放大电路可以给载波信号提供良好增益的同时进一步衰减共模信号和去除前级的失配。
在一优选实施方式中，RX端的共模瞬态抗扰模块还包括带阻滤波电路，带阻滤波电路与上述高通滤波电路共同抑制共模瞬态信号，以获得较好的CMTI效果。
需要说明的是本发明的数字隔离器适用于多种调制-解调架构，如TX部分的调制可以使用OOK调制或者边缘调制亦或是其他调制，RX的解调可以是包络检测或者其他解调方法，均可采用本发明的数字隔离器以获得较好的CMTI效果或节省电路空间排布，本发明并不限制适用的调制-解调架构的类型，只要采用本发明的数字隔离器均在保护范围之内。
参阅图4，为符合本发明一优选实施例的数字隔离器在一种调制架构的电路结构示意图。图4给出了一个使用本发明的提高CMTI的数字隔离器的电路实施例，该实施例中，隔离器包括由伪差分电路构成的信号输入模块，由多阶高通滤波电路与预放大电路构成的共模瞬态抗扰模块，以及隔离电容模块。
该隔离器实施例中，首先，信号经过调制后通过PA发射出去，同时，TX端的电源VDD(也可以是地或其他内部直流电压参考点)也通过PA发射出去以实现阻抗匹配，阻抗匹配是实现信号的共模和共模通路传输的共模信号匹配的关键。优选的，PA的输出级与隔离电容后面的高通滤波器均具有较好的阻抗匹配。
如上述实施例所述，共模通路传输的共模信号可以采用多路共用，即多个信号通路一个共模通路，以减小电路的功耗和面积。高通滤波电路采用共模钳位的多阶高通滤波电路，用来抑制CMTI瞬变时对于共模信号的影响，衰减低频CMTI信号。预放大电路采用多级放大并在中间串联带共模设置的高通滤波器以提高共模抑制并去除失配的影响。
预放大后的信号进入由包络检测器和毛刺滤波器组成的解调器，用以还原输入信号。包络检测器以去除载波，解调出信号，后级的毛刺消除电路用于去除高频噪声和载波调制带来的误码，噪声和相位损失，从而带来更好的CMTI效果，同时，合理的设置毛刺滤波器的滤波宽度还可以去除因伪差分电路带来的失配而产生的共模转差模的误码，有效降低误码率。
上述基于某种调制架构的数字隔离器仅是一个说明该架构如何实现的一个举例，本 发明的数字隔离器适用于各种调制架构，并不局限于该实施例。
通过本发明的数字隔离器，采用带共模钳位的高通滤波电路与信号输入模块可以有效地抑制共模信号，提高CMTI效果，同时，采用阻抗匹配的伪差分电路可以在保证较好的CMTI效果的同时进一步节省电路的功耗与面积，对于芯片设计具有重大意义。
应当注意的是，本发明的实施例有较佳的实施性，且并非对本发明作任何形式的限制，任何熟悉该领域的技术人员可能利用上述揭示的技术内容变更或修饰为等同的有效实施例，但凡未脱离本发明技术方案的内容，依据本发明的技术实质对以上实施例所作的任何修改或等同变化及修饰，均仍属于本发明技术方案的范围内。

Claims (9)

  1. 一种数字隔离器，其特征在于，具有信号输入模块、隔离电容模块与共模瞬态抗扰模块；
    所述隔离电容模块与所述信号输入模块及所述共模瞬态抗扰模块连接，将经过所述信号输入模块处理的差分信号隔离传输至所述共模瞬态抗扰模块；
    所述信号输入模块为阻抗匹配的伪差分电路；
    所述共模瞬态抗扰模块包括高通滤波电路，用于去除CMTI瞬变时对于共模信号的影响，衰减低频CMTI信号。
  2. 如权利要求1所述的数字隔离器，其特征在于，所述高通滤波电路为带共模钳位的二阶或多阶高通滤波电路。
  3. 如权利要求1所述的数字隔离器，其特征在于，所述共模瞬态抗扰模块还包括预放大电路，所述预放大电路采用多级放大并在中间串联带共模设置的高通滤波器。
  4. 如权利要求1所述的数字隔离器，其特征在于，所述共模瞬态抗扰模块还包括带阻滤波电路，所述带阻滤波电路与所述高通滤波电路共同抑制共模瞬态信号。
  5. 如权利要求1所述的数字隔离器，其特征在于，当存在多个伪差分电路时，所述多个伪差分电路共用一路或多路阻抗匹配的共模通路。
  6. 如权利要求5所述的数字隔离器，其特征在于，所述共模通路的参考信号采用直流共模信号或输入端的电源信号或地信号。
  7. 如权利要求1-6任一所述的数字隔离器，其特征在于，所述数字隔离器连接的解调器具有包络检测器与毛刺滤波器。
  8. 如权利要求1-6任一所述的数字隔离器，其特征在于，所述隔离电容模块为一个或多个电容的串联和/并联电路。
  9. 如权利要求1-4任一所述的数字隔离器，其特征在于，所述信号输入模块为全差分电路。
PCT/CN2021/097807 2020-08-27 2021-06-02 一种数字隔离器 WO2022041907A1 (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN202021831829.3U CN212381197U (zh) 2020-08-27 2020-08-27 一种数字隔离器
CN202010880467.5 2020-08-27
CN202021831829.3 2020-08-27
CN202010880467.5A CN112019206A (zh) 2020-08-27 2020-08-27 一种数字隔离器

Publications (1)

Publication Number Publication Date
WO2022041907A1 true WO2022041907A1 (zh) 2022-03-03

Family

ID=80352567

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/097807 WO2022041907A1 (zh) 2020-08-27 2021-06-02 一种数字隔离器

Country Status (1)

Country Link
WO (1) WO2022041907A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114866160A (zh) * 2022-05-27 2022-08-05 安徽南瑞中天电力电子有限公司 一种采集终端中rs485芯片的隔离保护电路、模块、芯片

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140169038A1 (en) * 2012-12-13 2014-06-19 Texas Instruments Incorporated Digital isolator
CN205017295U (zh) * 2015-07-10 2016-02-03 海能达通信股份有限公司 一种抑制单端模拟信号噪声的电路及终端附件
CN109428615A (zh) * 2017-08-23 2019-03-05 硅谷实验室公司 采用用于共模瞬态抗扰度的陷波滤波器的数字隔离器的接收器架构
CN110149113A (zh) * 2019-05-16 2019-08-20 厦门芯达茂微电子有限公司 隔离式信号传输电路及利用其的通信装置
CN110581694A (zh) * 2019-09-27 2019-12-17 湖南大学 应用于高电压隔离驱动芯片的高共态瞬模抗扰度滤波器
CN112019206A (zh) * 2020-08-27 2020-12-01 屹世半导体(上海)有限公司 一种数字隔离器
CN212381197U (zh) * 2020-08-27 2021-01-19 屹世半导体(上海)有限公司 一种数字隔离器

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140169038A1 (en) * 2012-12-13 2014-06-19 Texas Instruments Incorporated Digital isolator
CN205017295U (zh) * 2015-07-10 2016-02-03 海能达通信股份有限公司 一种抑制单端模拟信号噪声的电路及终端附件
CN109428615A (zh) * 2017-08-23 2019-03-05 硅谷实验室公司 采用用于共模瞬态抗扰度的陷波滤波器的数字隔离器的接收器架构
CN110149113A (zh) * 2019-05-16 2019-08-20 厦门芯达茂微电子有限公司 隔离式信号传输电路及利用其的通信装置
CN110581694A (zh) * 2019-09-27 2019-12-17 湖南大学 应用于高电压隔离驱动芯片的高共态瞬模抗扰度滤波器
CN112019206A (zh) * 2020-08-27 2020-12-01 屹世半导体(上海)有限公司 一种数字隔离器
CN212381197U (zh) * 2020-08-27 2021-01-19 屹世半导体(上海)有限公司 一种数字隔离器

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114866160A (zh) * 2022-05-27 2022-08-05 安徽南瑞中天电力电子有限公司 一种采集终端中rs485芯片的隔离保护电路、模块、芯片
CN114866160B (zh) * 2022-05-27 2024-02-06 安徽南瑞中天电力电子有限公司 一种采集终端中rs485芯片的隔离保护电路、模块、芯片

Similar Documents

Publication Publication Date Title
CN112019206A (zh) 一种数字隔离器
US7271623B2 (en) Low-power receiver equalization in a clocked sense amplifier
US8896377B1 (en) Apparatus for common mode suppression
US8831551B2 (en) Receiver
JP2002204272A (ja) 信号伝送装置および信号伝送システム
CN103916103A (zh) 高速率串行器/解串器(串化器/解串化器)应用中接收器上的信号检测器的超宽带损耗
CN212381197U (zh) 一种数字隔离器
WO2022041907A1 (zh) 一种数字隔离器
CN113452364B (zh) 一种数字隔离器
US6697611B1 (en) Method and apparatus for performing DC offset cancellation in a receiver
US9485120B1 (en) Method and apparatus for signal detection and baseline wander cancellation
CN113422586A (zh) 一种高能效的均衡器架构
CN102404670B (zh) 一种车载音频电路
CN113572469A (zh) 一种带有伪差分结构的数字隔离器
US10284180B2 (en) Circuits for correction of signals susceptible to baseline wander
US20230402984A1 (en) Isolation communications channel using direct demodulation and data-edge encoding
US11671142B2 (en) Electromagnetic interference cancellation for wireline receivers, with safety function
US10305541B2 (en) Reduction of far-end crosstalk in high-speed single-ended receivers
CN116015276A (zh) 一种数字电容隔离器
US11424776B2 (en) Electromagnetic interference cancellation for wireline receivers
CN106330131B (zh) 一种零频高抑制的复数滤波装置
CN205566245U (zh) 一种无源滤波器与有源滤波器相结合的复数滤波器
CN106233644A (zh) 突发信号接收电路
CN110581694B (zh) 应用于高电压隔离驱动芯片的高共态瞬模抗扰度滤波器
US20150015318A1 (en) Transmitter with high frequency amplification

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21859751

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 21859751

Country of ref document: EP

Kind code of ref document: A1