WO2021200566A1 - Élément semi-conducteur et dispositif - Google Patents

Élément semi-conducteur et dispositif Download PDF

Info

Publication number
WO2021200566A1
WO2021200566A1 PCT/JP2021/012608 JP2021012608W WO2021200566A1 WO 2021200566 A1 WO2021200566 A1 WO 2021200566A1 JP 2021012608 W JP2021012608 W JP 2021012608W WO 2021200566 A1 WO2021200566 A1 WO 2021200566A1
Authority
WO
WIPO (PCT)
Prior art keywords
semiconductor layer
electrode
semiconductor
region
contact region
Prior art date
Application number
PCT/JP2021/012608
Other languages
English (en)
Japanese (ja)
Inventor
壽朗 佐藤
竹中　靖博
大輔 篠田
上村　俊也
弘治 河合
八木　修一
Original Assignee
豊田合成株式会社
株式会社パウデック
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2020065405A external-priority patent/JP2021163891A/ja
Priority claimed from JP2020065404A external-priority patent/JP2021163890A/ja
Priority claimed from JP2020065406A external-priority patent/JP2021163892A/ja
Application filed by 豊田合成株式会社, 株式会社パウデック filed Critical 豊田合成株式会社
Priority to CN202180022817.7A priority Critical patent/CN115298833A/zh
Publication of WO2021200566A1 publication Critical patent/WO2021200566A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/4824—Pads with extended contours, e.g. grid structure, branch structure, finger structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/4821—Bridge structure with air gap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/47—Schottky barrier electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66848—Unipolar field-effect transistors with a Schottky gate, i.e. MESFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66893—Unipolar field-effect transistors with a PN junction gate, i.e. JFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/812—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/872—Schottky diodes

Definitions

  • the technical fields of this specification relate to semiconductor devices and devices.
  • Group III nitride semiconductors represented by GaN have a high dielectric breakdown electric field and a high melting point. Therefore, group III nitride semiconductors are expected as materials for high-power, high-frequency, high-temperature semiconductor devices to replace GaAs-based semiconductors. Therefore, HEMT devices and the like using group III nitride semiconductors have been researched and developed.
  • Patent Document 1 discloses a technique for simultaneously generating electrons and holes by polarization bonding (see FIG. 4 and the like in Patent Document 1).
  • Patent Document 2 discloses a technique for forming a GaN layer, an AlGaN layer, a GaN layer, and a p-type GaN layer in this order (paragraph [0034] of Patent Document 2).
  • a technique for raising the energy Ev at the upper end of the valence band of the p-type GaN layer to the Fermi level Ef to generate two-dimensional Hall gas is disclosed.
  • Semiconductor devices are generally required to have excellent electrical characteristics. Such electrical characteristics include, for example, high withstand voltage, low on-resistance, short response time, responsiveness to large currents, and suppression of leak currents.
  • the problem to be solved by the technique of the present specification is to provide at least one semiconductor element and device having excellent electrical characteristics.
  • the semiconductor element in the first aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer. It has a semiconductor layer, a source electrode and a drain electrode on the second semiconductor layer or the third semiconductor layer, and a gate electrode on the fourth semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer.
  • the dislocation density is 1 ⁇ 10 6 cm -2 or more and 1 ⁇ 10 10 cm -2 or less.
  • Contact area between the second semiconductor layer and the third semiconductor layer, per 1 ⁇ m gate width direction is 10 [mu] m 2 or more 200 [mu] m 2 or less.
  • the dislocation density is 1 ⁇ 10 6 cm ⁇ 2 or more and 1 ⁇ 10 10 cm ⁇ 2 or less.
  • Contact area between the second semiconductor layer and the third semiconductor layer, per 1 ⁇ m gate width direction is 10 [mu] m 2 or more 200 [mu] m 2 or less. Therefore, this semiconductor device has high withstand voltage and short response time.
  • This specification provides at least one semiconductor device and device having excellent electrical characteristics.
  • the undoped semiconductor layer is a semiconductor layer that is not intentionally doped with impurities.
  • the thickness ratio of each layer in the drawings does not necessarily reflect the actual thickness ratio.
  • FIG. 1 is a top view of the semiconductor device 100 of the first embodiment.
  • the semiconductor element 100 is a field effect transistor (FET).
  • FET field effect transistor
  • the semiconductor element 100 has an element functional region FR1, a source electrode exposed region SR1, a drain electrode exposed region DR1, and gate electrode exposed regions GR1 and GR2.
  • the element functional area FR1 is an area that exerts a function as an element.
  • the device functional region FR1 is a region in which a current actually flows through the semiconductor, as will be described later.
  • the element functional region FR1 is covered with an insulator such as polyimide. Therefore, the semiconductor or metal is not exposed in the element functional region FR1.
  • the source electrode exposed area SR1 is an area where the source electrode is exposed.
  • the source electrode exposed region SR1 is an region where the pad electrode for electrically connecting to the external electrode is exposed.
  • the source electrode exposed region SR1 has an end portion SR1a, an end portion SR1b, and a central portion SR1c.
  • the end portion SR1a and the end portion SR1b extend in a direction away from the central portion SR1c on the side of the element functional region FR1.
  • the source electrode exposed region SR1 expands as it approaches the element functional region FR1 and the drain electrode exposed region DR1.
  • the drain electrode exposed area DR1 is an area where the drain electrode is exposed.
  • the drain electrode exposed region DR1 is an region where the pad electrode for electrically connecting to the external electrode is exposed.
  • the gate electrode exposed areas GR1 and GR2 are areas where the gate electrodes are exposed.
  • the gate electrode exposed regions GR1 and GR2 are regions where the pad electrodes for electrically connecting to the external electrodes are exposed.
  • the source electrode exposed region SR1, the drain electrode exposed region DR1, and the gate electrode exposed regions GR1 and GR2 are formed on the semiconductor via an insulating layer. Therefore, in the source electrode exposed region SR1, the drain electrode exposed region DR1, and the gate electrode exposed regions GR1 and GR2, the source electrode, the drain electrode, and the gate electrode are not in contact with the semiconductor.
  • the source electrode exposed region SR1 is arranged so as to face the drain electrode exposed region DR1 with the element functional region FR1 sandwiched between them.
  • the combined region of the source electrode exposed region SR1 and the gate electrode exposed regions GR1 and GR2 is arranged in a band shape.
  • the drain electrode exposed region DR1 is arranged in a band shape.
  • the gate electrode exposed areas GR1 and GR2 are formed on the side of the source electrode exposed area SR1.
  • the gate electrode exposed regions GR1 and GR2 are arranged so as to face the drain electrode exposed region DR1 with the element functional region FR1 sandwiched between them.
  • a source electrode exposed region SR1 is arranged between the gate electrode exposed region GR1 and the gate electrode exposed region GR2.
  • the gate electrode exposed region GR1 faces the end portion SR1a and the central portion SR1c of the source electrode exposed region SR1.
  • the gate electrode exposed region GR2 faces the end portion SR1b and the center portion SR1c of the source electrode exposed region SR1.
  • the end SR1a of the source electrode exposed region SR1 is located between the gate electrode exposed region GR1 and the element functional region FR1.
  • the end SR1b of the source electrode exposed region SR1 is located between the gate electrode exposed region GR2 and the element functional region FR1.
  • the width of the source electrode exposed region SR1 and the width of the drain electrode exposed region DR1 are substantially equal to each other.
  • FIG. 2 is a diagram showing a laminated structure of the semiconductor element 100 of the first embodiment.
  • FIG. 2 is a diagram showing a cross section of II-II of FIG.
  • the semiconductor element 100 includes a sapphire substrate Sub1, a buffer layer Bf1, a first semiconductor layer 110, a second semiconductor layer 120, a third semiconductor layer 130, and a fourth semiconductor layer 140. It has a source electrode S1, a drain electrode D1, a gate electrode G1, and a polyimide layer PI1.
  • the sapphire substrate Sub1 is a support substrate that supports the semiconductor layer.
  • the sapphire substrate Sub1 may be, for example, a growth substrate in which the semiconductor layer is grown from the + c plane.
  • the thickness of the sapphire substrate Sub1 is, for example, 50 ⁇ m or more and 500 ⁇ m or less.
  • the buffer layer Bf1 is formed on the sapphire substrate Sub1.
  • the buffer layer Bf1 is, for example, a low temperature GaN buffer layer.
  • the buffer layer Bf1 may be, for example, a low temperature AlN buffer layer.
  • the film thickness of the buffer layer Bf1 is, for example, 20 nm or more and 50 nm or less.
  • the first semiconductor layer 110 is formed above the buffer layer Bf1.
  • the first semiconductor layer 110 is, for example, a GaN layer.
  • the first semiconductor layer 110 is not intentionally doped with impurities.
  • the film thickness of the first semiconductor layer 110 is, for example, 300 nm or more and 5000 nm or less.
  • the second semiconductor layer 120 is formed above the first semiconductor layer 110.
  • the second semiconductor layer 120 is in direct contact with the first semiconductor layer 110.
  • the second semiconductor layer 120 is, for example, an AlGaN layer.
  • the Al composition of the second semiconductor layer 120 is, for example, 0.1 or more and 0.5 or less.
  • the bandgap of the second semiconductor layer 120 is larger than the bandgap of the first semiconductor layer 110 and the third semiconductor layer 130.
  • the second semiconductor layer 120 is not intentionally doped with impurities.
  • the film thickness of the second semiconductor layer 120 is, for example, 20 nm or more and 150 nm or less.
  • the third semiconductor layer 130 is formed above the second semiconductor layer 120.
  • the third semiconductor layer 130 is in direct contact with the second semiconductor layer 120.
  • the third semiconductor layer 130 is, for example, a GaN layer.
  • the third semiconductor layer 130 is not intentionally doped with impurities.
  • the third semiconductor layer 130 is partitioned by being sandwiched between the recess X1 and the recess X2. Further, the third semiconductor layer 130 surrounds the periphery of the recess X1 which is the formation region of the source electrode S1.
  • the film thickness of the third semiconductor layer 130 is, for example, 20 nm or more and 150 nm or less.
  • the fourth semiconductor layer 140 is formed above the third semiconductor layer 130.
  • the fourth semiconductor layer 140 is in direct contact with the third semiconductor layer 130.
  • the fourth semiconductor layer 140 is, for example, a p-type GaN layer.
  • the fourth semiconductor layer 140 is doped with p-type impurities.
  • the p-type impurity is, for example, Mg.
  • the impurity concentration of the fourth semiconductor layer 140 is, for example, 1 ⁇ 10 17 cm -3 or more and 3 ⁇ 10 20 cm -3 or less. The closer to the gate electrode G1, the higher the impurity concentration of the fourth semiconductor layer 140.
  • the film thickness of the fourth semiconductor layer 140 is, for example, 20 nm or more and 150 nm or less.
  • the source electrode S1 is formed on the second semiconductor layer 120.
  • the source electrode S1 is in direct contact with the second semiconductor layer 120.
  • a recess X1 is formed at the location where the source electrode S1 is formed.
  • the recess X1 reaches from the fourth semiconductor layer 140 to the middle of the second semiconductor layer 120.
  • the second semiconductor layer 120 is exposed at the bottom of the recess X1.
  • the source electrode S1 is formed on the recess X1.
  • the drain electrode D1 is formed on the second semiconductor layer 120.
  • the drain electrode D1 is in direct contact with the second semiconductor layer 120.
  • a recess X2 is formed at the location where the drain electrode D1 is formed.
  • the recess X2 reaches from the fourth semiconductor layer 140 to the middle of the second semiconductor layer 120.
  • the second semiconductor layer 120 is exposed at the bottom of the recess X2.
  • the drain electrode D1 is formed on the recess X2.
  • the gate electrode G1 is formed on the fourth semiconductor layer 140.
  • the gate electrode G1 is in direct contact with the fourth semiconductor layer 140.
  • the polyimide layer PI1 covers the surface of the semiconductor layer. Further, the polyimide layer PI1 covers each electrode of the element functional region FR1.
  • the first semiconductor layer 110, the second semiconductor layer 120, the third semiconductor layer 130, and the fourth semiconductor layer 140 are group III nitride semiconductor layers.
  • the first semiconductor layer 110, the second semiconductor layer 120, and the third semiconductor layer 130 are undoped semiconductor layers.
  • the fourth semiconductor layer 140 is a p-type semiconductor layer.
  • the third semiconductor layer 130 has a recess X3 and a region in contact with the fourth semiconductor layer 140.
  • the recess X3 reaches from the fourth semiconductor layer 140 to the middle of the third semiconductor layer 130.
  • the film thickness of the third semiconductor layer 130 in the recess X3 is thinner than the film thickness of the third semiconductor layer 130 in contact with the fourth semiconductor layer 140.
  • the recess X1 and the recess X2 are not connected. As will be described later, the recess X1 has a rod-like shape, and the recess X2 has a comb-teeth shape.
  • a third semiconductor layer 130 is arranged between the recess X1 and the recess X2.
  • FIG. 3 is a diagram showing a contact region of an electrode of the element functional region FR1 of the semiconductor element 100 of the first embodiment.
  • FIG. 3 shows a region when the contact region of the electrode in the element functional region FR1 is projected onto the second semiconductor layer 120.
  • the semiconductor element 100 has a source electrode contact region SC1, a drain electrode contact region DC1, and a gate electrode contact region GC1.
  • the source electrode contact region SC1 is a region in which the source electrode S1 and the second semiconductor layer 120 are in contact with each other.
  • the drain electrode contact region DC1 is a region in which the drain electrode D1 and the second semiconductor layer 120 are in contact with each other.
  • the gate electrode contact region GC1 is a region in which the gate electrode G1 and the fourth semiconductor layer 140 are in contact with each other.
  • the source electrode contact area SC1 is, for example, the first electrode contact area.
  • the drain electrode contact region DC1 is, for example, a second electrode contact region.
  • the gate electrode contact region GC1 is, for example, a third electrode contact region.
  • the source electrode contact region SC1, the drain electrode contact region DC1, and the gate electrode contact region GC1 do not overlap each other when projected onto any of the sapphire substrate Sub1, the first semiconductor layer 110, and the second semiconductor layer 120. ..
  • the source electrode contact region SC1 has a rod-like shape.
  • the gate electrode contact region GC1 surrounds the source electrode contact region SC1 in a non-contact manner. Strictly speaking, the gate electrode contact region GC1 is on the fourth semiconductor layer 140, and the source electrode contact region SC1 is on the second semiconductor layer 120.
  • the region in which the gate electrode contact region GC1 in which the gate electrode G1 and the fourth semiconductor layer 140 are in contact is projected onto the second semiconductor layer 120 is around the source electrode contact region SC1 in which the source electrode S1 and the second semiconductor layer 120 are in contact. Is surrounded by non-contact.
  • the gate electrode contact region GC1 and the source electrode contact region SC1 are projected onto the sapphire substrate Sub1 or the first semiconductor layer 110, the gate electrode contact region GC1 surrounds the source electrode contact region SC1 in a non-contact manner.
  • the drain electrode contact region DC1 has a comb tooth shape.
  • the source electrode contact region SC1 and the gate electrode contact region GC1 are arranged so as to be sandwiched between the comb teeth of the drain electrode contact region DC1. That is, the rod shape of the source electrode contact region SC1 is arranged between the comb tooth shapes of the drain electrode contact region DC1.
  • the shape of the contact surface where the first semiconductor layer 110 and the second semiconductor layer 120 come into contact is rectangular.
  • the longitudinal direction of the region in which the rod-shaped shape of the source electrode contact region SC1 is projected onto the contact surface is arranged in the direction parallel to the short side of the rectangle.
  • the source electrode contact region SC1 and the drain electrode contact region DC1 are alternately arranged.
  • the source contact electrode S1c has an arc-shaped portion S1c1 at the tip portion and a rod-shaped portion S1c2 other than the tip portion.
  • the rod-shaped portion S1c2 of the source contact electrode S1c is sandwiched between the arc-shaped portion S1c1 and the arc-shaped portion S1c1.
  • the drain contact electrode D1c has an arc-shaped portion D1c1 at the tip portion and a rod-shaped portion D1c2 other than the tip portion.
  • the rod-shaped portion D1c2 of the drain contact electrode D1c is not sandwiched between the arc-shaped portion D1c1 and the arc-shaped portion D1c1.
  • the gate contact electrode G1c has an arc-shaped portion G1c1 at the tip portion and a band-shaped portion G1c2 other than the tip portion.
  • the arc-shaped portion G1c1 of the gate contact electrode G1c is located between the strip-shaped portion G1c2 and the strip-shaped portion G1c2.
  • the arc-shaped portion G1c1 and the strip-shaped portion G1c2 of the gate contact electrode G1c have an annular shape.
  • the number of rod-shaped portions of the source electrode contact region SC1 is one more than the number of comb-shaped rod-shaped portions of the drain electrode contact region DC1.
  • the electrode contact region located on the outermost side of the semiconductor element 100 is not the drain electrode contact region DC1 but the source electrode contact region SC1.
  • FIG. 4 is an enlarged view of the periphery of the source contact electrode S1c and the drain contact electrode D1c of the semiconductor element 100 of the first embodiment.
  • the semiconductor device 100 has a polarized superjunction region PSJ1.
  • the polarization superjunction region PSJ1 is a region having a first semiconductor layer 110, a second semiconductor layer 120, and a third semiconductor layer 130, and does not have a fourth semiconductor layer 140. That is, the polarization superjunction region PSJ1 is a region in which the third semiconductor layer 130 is formed and the fourth semiconductor layer 140 is not formed, and is located between the gate electrode contact region GC1 and the drain electrode contact region DC1. Area to do.
  • the polarized superjunction region PSJ1 does not have a p-type semiconductor layer.
  • the polarized superjunction region PSJ1 is located in a region sandwiched between the gate electrode contact region GC1 and the drain electrode contact region DC1.
  • the polarization superjunction length Lpsj is the length of the polarization superjunction region PSJ1 in the direction connecting the shortest distance from the source electrode contact region SC1 to the drain electrode contact region DC1.
  • FIG. 5 is a diagram (No. 1) showing a cross-sectional structure around the source electrode exposed region SR1 of the semiconductor element 100 of the first embodiment.
  • FIG. 5 is a diagram showing a VV cross section of FIG.
  • the insulating layer IL1 is formed on the first semiconductor layer 110.
  • the source electrode S1 is formed on the insulating layer IL1.
  • a polyimide layer PI1 is formed between the gate wiring electrode G1w of the gate electrode G1 and the source wiring electrode S1w of the source electrode S1.
  • the polyimide layer PI1 insulates the gate electrode G1 and the source electrode S1. In the source electrode exposed region SR1, the source electrode S1 and the semiconductor are not electrically connected.
  • a groove U1 is formed in the first semiconductor layer 110 along at least a part of the source electrode exposed region SR1. Since the groove U1 is provided, the distance between the first semiconductor layer 110 and the source electrode S1 can be increased. That is, the insulating property between the first semiconductor layer 110 and the source electrode S1 is enhanced.
  • the source electrode S1 has a source contact electrode S1c, a source wiring electrode S1w, and a source pad electrode S1p.
  • the source contact electrode S1c is in direct contact with the second semiconductor layer 120.
  • the source wiring electrode S1w connects the source contact electrode S1c and the source pad electrode S1p.
  • the source pad electrode S1p is an electrode for electrically connecting to an external power source.
  • FIG. 6 is a diagram showing a cross-sectional structure around a drain electrode exposed region DR1 of the semiconductor element 100 of the first embodiment.
  • FIG. 6 is a diagram showing a VI-VI cross section of FIG.
  • the insulating layer IL1 is formed on the first semiconductor layer 110.
  • the drain electrode D1 is formed on the insulating layer IL1.
  • the polyimide layer PI1 fills a gap between the drain electrode D1 and the insulating layer IL1. In the drain electrode exposed region DR1, the drain electrode D1 and the semiconductor are not electrically connected.
  • a groove U2 is formed in the first semiconductor layer 110 along at least a part of the drain electrode exposed region DR1. Since the groove U2 is provided, the distance between the first semiconductor layer 110 and the drain electrode D1 can be increased. That is, the insulating property between the first semiconductor layer 110 and the drain electrode D1 is enhanced.
  • the drain electrode D1 has a drain contact electrode D1c, a drain wiring electrode D1w, and a drain pad electrode D1p.
  • the drain contact electrode D1c is in direct contact with the second semiconductor layer 120.
  • the drain wiring electrode D1w connects the drain contact electrode D1c and the drain pad electrode D1p.
  • the drain pad electrode D1p is an electrode for electrically connecting to an external power source.
  • FIG. 7 is a diagram showing a cross-sectional structure around a gate electrode exposed region GR1 of the semiconductor element 100 of the first embodiment.
  • FIG. 7 is a diagram showing a cross section of VII-VII of FIG.
  • the insulating layer IL1 is formed on the first semiconductor layer 110.
  • the gate electrode G1 is formed on the insulating layer IL1.
  • the gate electrode G1 and the semiconductor are not electrically connected.
  • the gate electrode G1 has a gate contact electrode G1c, a gate wiring electrode G1w, and a gate pad electrode G1p.
  • the gate contact electrode G1c is in direct contact with the fourth semiconductor layer 140.
  • the gate wiring electrode G1w connects the gate contact electrode G1c and the gate pad electrode G1p.
  • the gate pad electrode G1p is an electrode for electrically connecting to an external power source.
  • FIG. 8 is a diagram (No. 2) showing a cross-sectional structure around a source electrode exposed region SR1 of the semiconductor element 100 of the first embodiment.
  • FIG. 8 is a diagram showing a cross section of VIII-VIII of FIG.
  • the drain contact electrode D1c of the drain electrode D1 extends toward the source pad electrode S1p.
  • the insulating layer IL1 is not in contact with the first semiconductor layer 110 and the second semiconductor layer 120.
  • the insulating layer IL1 is formed on the first semiconductor layer 110, and is in contact with the first semiconductor layer 110 at the bottom of the groove U1.
  • FIG. 9 is a diagram showing the positional relationship between the source electrode contact region SC1 and the drain electrode contact region DC1 of the semiconductor element 100 of the first embodiment and the insulating layer IL1.
  • FIG. 9 is a plan view of the insulating layer IL1, the source electrode contact region SC1 and the drain electrode contact region DC1 extracted.
  • the insulating layer IL1 has a projecting portion IL1a protruding toward the source electrode contact region SC1 and the gate electrode contact region GC1.
  • the protruding portion IL1a is located between the gate wiring electrode G1w and the first semiconductor layer 110, and is arranged at a position on the extension of the source electrode contact region SC1 in the longitudinal direction.
  • the insulating layer IL1 is in contact with the second semiconductor layer 120 at the position of the protruding portion IL1a. As shown in FIGS. 8 and 9, the insulating layer IL1 is not in contact with the second semiconductor layer 120 at positions other than the protrusion IL1a. As shown in FIG. 5, the protruding portion IL1a of the insulating layer IL1 is in contact with the second semiconductor layer 120, the third semiconductor layer 130, the fourth semiconductor layer 140, the gate contact electrode G1c, and the gate wiring electrode G1w.
  • FIG. 10 is a diagram showing wiring of the gate electrode G1 of the semiconductor element 100 of the first embodiment.
  • the gate electrode G1 of the gate electrode contact region GC1 is connected to the gate wiring electrode GW2.
  • the gate wiring electrode GW2 is formed in a direction parallel to the longitudinal direction of the source electrode contact region SC1.
  • the gate wiring electrode GW1 is electrically connected to a plurality of gate contact electrodes G1c via the gate wiring electrode GW2.
  • the gate wiring electrode GW1 and the gate wiring electrode GW2 are a part of the gate wiring electrode G1w.
  • FIG. 11 is a diagram showing the wiring of the source electrode S1 of the semiconductor element 100 of the first embodiment.
  • the source contact electrode S1c is connected to the source wiring electrode SW2.
  • the source wiring electrode SW2 is formed in a direction parallel to the longitudinal direction of the source electrode contact region SC1.
  • the source wiring electrode SW1 is electrically connected to a plurality of source contact electrodes S1c via the source wiring electrode SW2.
  • the source wiring electrode SW1 and the source wiring electrode SW2 are a part of the source wiring electrode S1w.
  • the region where the source wiring electrode S1w of the source electrode S1 is projected onto the second semiconductor layer 120 does not overlap with the region where the drain wiring electrode D1w of the drain electrode D1 is projected onto the second semiconductor layer 120.
  • the region where the source wiring electrode SW2 is projected onto the second semiconductor layer 120 overlaps with the region where the gate wiring electrode GW2 is projected onto the second semiconductor layer 120.
  • the region where the source wiring electrode S1w of the source electrode S1 is projected onto the second semiconductor layer 120 partially overlaps with the region where the gate wiring electrode G1w of the gate electrode G1 is projected onto the second semiconductor layer 120.
  • the region where the drain wiring electrode D1w of the drain electrode D1 is projected onto the second semiconductor layer 120 does not overlap with the region where the gate wiring electrode G1w of the gate electrode G1 is projected onto the second semiconductor layer 120.
  • Source electrode and drain electrode The source electrode S1 and the drain electrode D1 are formed on the second semiconductor layer 120 as described above. When the second semiconductor layer 120 is an AlGaN layer, the source electrode S1 and the drain electrode D1 come into contact with the AlGaN layer.
  • FIG. 12 is a diagram showing a laminated structure of the source electrode S1 and the drain electrode D1 of the semiconductor element 100 of the first embodiment.
  • the source electrode S1 is a first metal layer S1a1, a second metal layer S1a2, a third metal layer S1a3, a fourth metal layer S1a4, a fifth metal layer S1a5, and a sixth metal formed in this order from the side of the second semiconductor layer 120. It has a layer S1a6. There may be another metal layer between the third metal layer S1a3 and the fourth metal layer S1a4.
  • the first metal layer S1a1 is, for example, V.
  • the second metal layer S1a2 is, for example, Al.
  • the third metal layer S1a3 is, for example, Ti.
  • the fourth metal layer S1a4 is, for example, Ti.
  • the fifth metal layer S1a5 is, for example, Au.
  • the sixth metal layer S1a6 is, for example, Au.
  • the above is an example, and a metal or alloy other than the above may be used.
  • the film thickness of the first metal layer S1a1 is, for example, 5 nm or more and 60 nm or less.
  • the film thickness of the second metal layer S1a2 is, for example, 20 nm or more and 400 nm or less.
  • the film thickness of the third metal layer S1a3 is, for example, 5 nm or more and 60 nm or less.
  • the film thickness of the fourth metal layer S1a4 is, for example, 5 nm or more and 60 nm or less.
  • the film thickness of the fifth metal layer S1a5 is, for example, 50 nm or more and 400 nm or less.
  • the film thickness of the sixth metal layer S1a6 is, for example, 1000 nm or more and 15000 nm or less. The above is an example, and numerical values other than the above may be used.
  • the metal layers from the first metal layer S1a1 to the fifth metal layer S1a5 correspond to, for example, the source contact electrode S1c.
  • the sixth metal layer S1a6 corresponds to, for example, the source wiring electrode S1w.
  • the drain electrode D1 is a first metal layer D1a1, a second metal layer D1a2, a third metal layer D1a3, a fourth metal layer D1a4, a fifth metal layer D1a5, and a sixth metal formed in this order from the side of the second semiconductor layer 120. It has layer D1a6.
  • the type and film thickness of the metal in these metal layers are the same as those of the source electrode S1. Of course, the type and film thickness of the metal in these metal layers may be different from those of the source electrode S1.
  • FIG. 13 is a diagram showing a laminated structure of the gate electrode G1 of the semiconductor element 100 of the first embodiment.
  • the gate electrode G1 has a first metal layer G1a1, a second metal layer G1a2, a third metal layer G1a3, and a fourth metal layer G1a4 formed in order from the side of the fourth semiconductor layer 140.
  • the first metal layer G1a1 is, for example, Ni.
  • the second metal layer G1a2 is, for example, Au.
  • the third metal layer G1a3 is, for example, Ni.
  • the fourth metal layer G1a4 is, for example, Au.
  • the above is an example, and a metal or alloy other than the above may be used.
  • the film thickness of the first metal layer G1a1 is, for example, 5 nm or more and 100 nm or less.
  • the film thickness of the second metal layer G1a2 is, for example, 5 nm or more and 300 nm or less.
  • the film thickness of the third metal layer G1a3 is, for example, 5 nm or more and 100 nm or less.
  • the film thickness of the fourth metal layer G1a4 is, for example, 50 nm or more and 400 nm or less.
  • the above is an example, and numerical values other than the above may be used.
  • the metal layers from the first metal layer G1a1 to the third metal layer G1a3 correspond to, for example, the gate contact electrode G1c.
  • the fourth metal layer G1a4 corresponds to, for example, the gate wiring electrode G1w. Further, the metal layers from the first metal layer G1a1 to the fourth metal layer G1a4 may correspond to the gate contact electrode G1c, and the gate wiring electrode G1w may be present on the gate contact electrode G1c.
  • FIG. 14 is a diagram showing two-dimensional electron gas and two-dimensional Hall gas of the semiconductor device 100 of the first embodiment.
  • FIG. 15 is a diagram showing a band structure of the semiconductor element 100 of the first embodiment.
  • the first semiconductor layer 110 and the second semiconductor layer 120 are heterojunctioned. As a result, piezo polarization and spontaneous polarization occur, and a positive fixed charge is induced in the second semiconductor layer 120 on the first semiconductor layer 110 side. Further, the second semiconductor layer 120 and the third semiconductor layer 130 are heterojunctioned. As a result, piezo polarization and spontaneous polarization occur, and a negative fixed charge is induced in the second semiconductor layer 120 on the third semiconductor layer 130 side.
  • two-dimensional electron gas (2DEG) is generated inside the first semiconductor layer 110 on the second semiconductor layer 120 side, and the third semiconductor layer on the second semiconductor layer 120 side is generated.
  • Two-dimensional hall gas (2DHG) is generated inside the 130.
  • the p-type fourth semiconductor layer 140 is in contact with the third semiconductor layer 130. Therefore, the energy at the upper end of the valence band on the second semiconductor layer 120 side of the third semiconductor layer 130 is raised. Therefore, the generation of two-dimensional hall gas (2DHG) is promoted.
  • Threshold voltage When the gate voltage applied to the gate electrode G1 is equal to or higher than the threshold voltage Vth, piezo polarization and spontaneous polarization occur as described above. Then, two-dimensional electron gas (2DEG) and two-dimensional whole gas (2DHG) are generated. In this state, a current flows between the source electrode S1 and the drain electrode D1.
  • the threshold voltage Vth is, for example, about ⁇ 5 V.
  • the drain current flows in the path of the drain electrode D1, the second semiconductor layer 120, the two-dimensional electron gas (2DEG) of the first semiconductor layer 110, the second semiconductor layer 120, and the source electrode S1.
  • the two-dimensional hall gas (2DHG) is only generated together with the two-dimensional electron gas (2DEG) when the semiconductor element 100 is turned on and off, and is not directly used for passing an electric current through the semiconductor element 100.
  • FIG. 16 is a schematic diagram conceptually showing an electric field when a reverse bias is applied to the gate electrode G1 of the semiconductor element 100 of the first embodiment.
  • the horizontal axis of FIG. 16 indicates the position of the semiconductor element 100.
  • the vertical axis of FIG. 16 is an electric field.
  • the reverse bias is applied, the holes in the semiconductor element 100 are pulled out. Therefore, the two-dimensional electron gas (2DEG) and the two-dimensional Hall gas (2DHG) disappear. Then, the first semiconductor layer 110, the second semiconductor layer 120, and the third semiconductor layer 130 are depleted.
  • the strength of the electric field becomes uniform over the width direction of the polarization superjunction region PSJ1 in FIG.
  • the area of the electric field shown in FIG. 16 corresponds to the voltage.
  • the electric field can be widely distributed spatially as shown in FIG. 16 by applying a reverse bias to the gate electrode. can. That is, the semiconductor element 100 can suppress the formation of a locally strong electric field. Therefore, the withstand voltage of the semiconductor element 100 is high.
  • the withstand voltage of the FET refers to the value of the drain voltage Vd at which the drain current Id reaches 1 ⁇ 10 -4 A when the drain voltage Vd is applied in the off state where the gate voltage Vg is applied at ⁇ 10 V. say.
  • the rated current of the semiconductor element 100 at room temperature is about several A to several tens A.
  • the above drain current Id is a value about 5 orders of magnitude lower than this rated current.
  • Polarized superjunction region With the polarized superjunction region PSJ1, the polarized superjunction region PSJ1 can be depleted. Even if a large reverse bias is applied to the gate electrode G1, a uniform electric field distribution is formed over the polarization superjunction region PSJ1.
  • a strong electric field is often formed in the vicinity of the gate. Therefore, the electric field strength formed in the vicinity of the gate electrode G1 is sufficiently smaller than that of the conventional FET under the same conditions.
  • the electric field concentration near the gate is relaxed. Therefore, the longer the polarization superjunction length Lpsj, which is the length of the polarization superjunction region PSJ1, the higher the pressure resistance of the semiconductor element 100 tends to be.
  • the polarization superjunction length Lpsj when the polarization superjunction length Lpsj is short, the distance between the source electrode S1 and the drain electrode D1 is short. Therefore, the shorter the polarization superjunction length Lpsj, the lower the on-resistance of the semiconductor element 100 tends to be.
  • the gate length Lg is the length of the fourth semiconductor layer 140 in the direction connecting the shortest distance from the source electrode contact region SC1 to the drain electrode contact region DC1.
  • the shorter the gate length Lg the shorter the response time tends to be.
  • the gate length Lg is short, the depletion layer region in the gate length Lg direction is short. Since the depletion layer region becomes narrow, the gate charge capacitance may be small. That is, when the semiconductor element 100 is made to perform the switching operation, the amount of electric charge supplied or discharged from the gate electrode G1 to the depletion layer region can be small. As a result, the switching speed of the semiconductor element 100 is improved.
  • Gate width is the length of the fourth semiconductor layer 140 in the direction orthogonal to the direction connecting the shortest distances from the source electrode contact region SC1 to the drain electrode contact region DC1. That is, the gate width is the length at which the gate electrode contact region GC1 surrounds the source electrode contact region SC1. Since the plurality of source electrode contact regions SC1 are arranged discretely, the gate width is actually the sum of the lengths of the plurality of gate electrode contact regions GC1 surrounding the plurality of source electrode contact regions SC1. ..
  • the source electrode contact region SC1 has a rod shape and the drain electrode contact region DC1 has a comb tooth shape.
  • the drain current flows between the source electrode S1 and the drain electrode D1, the idea of lengthening the source width or the drain width can be taken.
  • the drain current is considered to be limited depending on the shorter of the source width and the drain width.
  • the source width is the outer peripheral length of the source electrode contact region SC1.
  • the drain width is the outer peripheral length of the drain electrode contact region DC1.
  • the source width or the drain width may be obtained by subtracting the length of the region where the source electrode contact region SC1 and the drain electrode contact region DC1 do not face each other.
  • the second semiconductor layer 120 is in contact with the insulating layer IL1 around the protruding portion IL1a of the insulating layer IL1.
  • the second semiconductor layer 120 is in contact with the polyimide layer PI1 at a location other than the periphery of the protruding portion IL1a of the insulating layer IL1.
  • the polyimide layer PI1 is suitable for forming a film thicker than the insulating layer IL1. Therefore, the polyimide layer PI1 insulates more regions around the semiconductor layer.
  • the insulating layer IL1 insulates the semiconductor layer and the surrounding material.
  • the polyimide layer PI1 insulates the semiconductor layer and the surrounding material.
  • the insulating layer IL1 insulates the semiconductor layer and the surrounding materials in a region other than directly under the gate wiring electrode G1w.
  • a high potential is applied to the drain electrode contact region DC1. Therefore, a leak current may be generated from the drain electrode contact region DC1 to the source electrode contact region SC1 or the gate electrode contact region GC1 via the surface of the insulating layer IL1.
  • the polyimide layer PI1 insulates the semiconductor layer and the surrounding material, so that the leakage current through the surface of the insulating layer IL1 is suppressed.
  • the first semiconductor layer 110, the second semiconductor layer 120, the third semiconductor layer 130, the fourth semiconductor layer 140, the insulating layer IL1, and the gate wiring are formed from the side of the sapphire substrate Sub.
  • the electrodes G1w are stacked in this order. If the insulating layer IL1 is an oxide, this laminated structure has a MOS structure.
  • the gate voltage for depleting the polarized superjunction region PSJ1 is different between the protruding portion IL1a and the portion where the gate contact electrode G1c and the fourth semiconductor layer 140 are in direct contact with each other.
  • the contact point between the second semiconductor layer 120 and the insulating layer IL1 is limited to the periphery of the protruding portion IL1a. Further, a region in which the gate electrode contact region GC1 is projected onto the second semiconductor layer 120 surrounds the source electrode contact region SC1. Therefore, the leakage current is suppressed.
  • the buffer layer Bf1 the first semiconductor layer 110, the second semiconductor layer 120, the third semiconductor layer 130, and the fourth semiconductor layer 140 are grown on the sapphire substrate Sub1 in this order. Let me. Therefore, for example, the MOCVD method may be used. Alternatively, other vapor phase growth method, liquid phase growth method, or the like may be used.
  • Recessed portion forming step As shown in FIG. 18, recesses X1, X2, and X3 are formed. Therefore, dry etching such as ICP may be used.
  • the etching gas is, for example, a chlorine-based gas such as Cl 2 , BCl 3 , and SICF 4.
  • a photoresist or the like may be used during dry etching.
  • the recess X1 is a region forming the source electrode S1.
  • the recess X2 is a region forming the drain electrode D1.
  • the recess X3 is a region that becomes the polarization superjunction region PSJ1.
  • the second semiconductor layer 120 is exposed at the bottom of the recess X1 and the recess X2.
  • the third semiconductor layer 130 is exposed at the bottom of the recess X3. Therefore, first, after exposing up to the third semiconductor layer 130, only the regions forming the recesses X1 and X2 may be re-etched to expose the second semiconductor layer 120. Alternatively, two separate steps may be performed. Here, the depths of the recesses X1 and X2 are about the same, but the recesses X1 and X2 are not connected.
  • the recess X1 has a rod-like shape, and the recess X2 has a comb-teeth shape.
  • the groove U1 and the groove U2 are formed to expose the first semiconductor layer 110.
  • no current path is formed in a region other than the region where the source electrode contact region SC1, the drain electrode contact region DC1, the gate electrode contact region GC1, and the polarization superjunction region PSJ1 exist. That is, the active region of the semiconductor element 100 is limited.
  • Insulation layer forming step The insulation layer IL1 is formed on the grooves U1 and U2 of the first semiconductor layer 110. Therefore, for example, the CVD method may be used.
  • Electrode forming step As shown in FIG. 19, the source electrode S1, the drain electrode D1 and the gate electrode G1 are formed. Since the source electrode S1 and the drain electrode D1 have the same laminated structure of the electrodes, they may be carried out in the same step. Since the laminated structure of the gate electrode G1 is different from that of the source electrode S1 and the drain electrode D1, it is carried out in a separate step. For the formation of these electrodes, a film forming technique such as sputtering, ALD method, or EB vapor deposition method may be used. By this step, the insulating layer IL1 is arranged between the source electrode S1, the drain electrode D1, the gate electrode G1, and the first semiconductor layer 110.
  • a film forming technique such as sputtering, ALD method, or EB vapor deposition method
  • Protective layer forming step Next, the surface of the exposed semiconductor layer is covered with polyimide.
  • Polyamic acid which is a precursor of polyimide, is applied to the exposed portion of the semiconductor. Then, the wafer is heated at 250 ° C. or higher and 500 ° C. or lower to form the polyimide layer PI1.
  • Source electrode contact area and drain electrode contact area The source electrode contact area SC1 has a rod-like shape.
  • the drain electrode contact region DC1 has a comb tooth shape.
  • the rod-shaped shape of the source electrode contact region SC1 is arranged between the comb teeth of the drain electrode contact region DC1.
  • the path formed by the outer peripheral portion of the source electrode contact region SC1 and the outer peripheral portion of the drain electrode contact region DC1 is long.
  • the current flows through the semiconductor layer in the region sandwiched between the source electrode contact region SC1 and the drain electrode contact region DC1. Therefore, the semiconductor element 100 can carry a large current.
  • Gate electrode contact region In the semiconductor element 100, the region in which the gate electrode contact region GC1 in which the gate electrode G1 and the fourth semiconductor layer 140 are in contact is projected onto the second semiconductor layer 120 is the source electrode S1 and the second semiconductor layer 120.
  • the source electrode contact region SC1 in contact with the second semiconductor layer 120 is surrounded by the region projected onto the second semiconductor layer 120 in a non-contact manner. Therefore, the gate electrode contact region GC1 always exists between the drain electrode contact region DC1 in which the drain electrode D1 and the second semiconductor layer 120 are in contact with each other and the source electrode contact region SC1. Therefore, the semiconductor element 100 can suppress the leakage current when it is off.
  • the semiconductor device 100 has a polarized superjunction region PSJ1.
  • the presence of the polarized superjunction region PSJ1 makes it possible to widen the depletion region. Therefore, the semiconductor element 100 has high withstand voltage.
  • Gate length The semiconductor element 100 has a relatively long gate length Lg. Since the gate length Lg is relatively long, the depletion region can be widened.
  • Modification 6-1 Device The technology of the first embodiment can be applied to a device having a semiconductor element 100. Examples of such a device include a package, a module, a transmitter, a communication device, a power transmission device, and the like.
  • the second semiconductor layer 120 is AlGaN.
  • the second semiconductor layer 120 may be Al X In Y Ga (1-XY) N (X> 0).
  • the first semiconductor layer 110 and the third semiconductor layer 130 may be Al X In Y Ga (1-XY) N (X ⁇ 0).
  • the bandgap of the first semiconductor layer 110 and the third semiconductor layer 130 is smaller than the bandgap of the second semiconductor layer 120.
  • the compositions of the first semiconductor layer 110 and the third semiconductor layer 130 do not have to be the same.
  • the source electrode contact region SC1 has a rod shape and the drain electrode contact region DC1 has a comb tooth shape.
  • the source electrode contact region SC1 may have a comb tooth shape and the drain electrode contact region DC1 may have a rod shape.
  • one of the source electrode contact region SC1 and the drain electrode contact region DC1 has a rod-like shape.
  • the other side of the source electrode contact region SC1 and the drain electrode contact region DC1 has a comb tooth shape.
  • One rod-shaped shape of the source electrode contact region SC1 and the drain electrode contact region DC1 is arranged between the other comb tooth shape of the source electrode contact region SC1 and the drain electrode contact region DC1.
  • the rod-shaped tip of the source electrode contact region SC1 has an arc shape.
  • the tip portion is not limited to the arc.
  • the rod-shaped tip portion is an arc-shaped arc-shaped portion.
  • the portion other than the rod-shaped tip portion is a linear rod-shaped portion.
  • Source contact electrode and drain contact electrode The source contact electrode S1c and drain contact electrode D1c are in direct contact with the second semiconductor layer 120. This is because the recesses X1 and X2 reach the middle of the second semiconductor layer 120. However, if the bottoms of the recesses X1 and X2 are sufficiently close to the second semiconductor layer 120, the source contact electrode S1c and the drain contact electrode D1c do not need to be in direct contact with the second semiconductor layer 120. In this case, the recesses X1 and X2 reach the middle of the third semiconductor layer 130. The source contact electrode S1c and the drain contact electrode D1c are in contact with the very thin third semiconductor layer 130.
  • the thickness of the very thin portion of the third semiconductor layer 130 is, for example, 10 nm or less.
  • the third semiconductor layer 130 is thin at the recesses X1 and X2, and thicker at the recesses X1 and X2 except at the recesses X1 and X2. Even in this case, the semiconductor element can pass a sufficiently large current between the source and drain.
  • the source electrode S1 and the drain electrode D1 are formed on the second semiconductor layer 120 or the third semiconductor layer 130.
  • the source electrode contact region SC1 is a region in which the source electrode S1 and the second semiconductor layer 120 or the third semiconductor layer 130 come into contact with each other.
  • the drain electrode contact region DC1 is a region in which the drain electrode D1 and the second semiconductor layer 120 or the third semiconductor layer 130 come into contact with each other.
  • Gate electrode contact area GC1 may surround the drain electrode contact area DC1. Even in this case, the leakage current at the time of off is suppressed. In this case, the region in which the gate electrode contact region GC1 is projected onto the second semiconductor layer 120 surrounds the region in which the source electrode contact region SC1 or the drain electrode contact region DC1 is projected onto the second semiconductor layer 120.
  • the positional relationship between the wiring electrode source electrode S1 and the drain electrode D1 may be exchanged.
  • one of two regions a region in which the source wiring electrode S1w is projected on the second semiconductor layer 120 and a region in which the drain wiring electrode D1w is projected on the second semiconductor layer 120, and the gate wiring electrode G1w are used in the second semiconductor.
  • the distance between the source wiring electrode S1w or the drain wiring electrode D1w and the first semiconductor layer 110 is set between the gate wiring electrode G1w and the first semiconductor layer 110 at a location where the region projected on the layer 120 partially overlaps. Greater than the distance between.
  • the protective film that protects the semiconductor layer may be an insulating layer other than polyimide.
  • the insulating layer may have at least one of an inorganic dielectric film and an organic dielectric film.
  • the insulating layer SiO 2, Si X N Y , SiON, Al 2 O 3, AlN, AlON, ZrO 2, ZrN, ZrON, Ta 2 O 3, TaN, TaON, HfO 2, HfN 2, HfON, TiO 2.
  • FIG. 20 is a top view of the semiconductor element 200 of the second embodiment.
  • the source electrode contact region SC1 in which the source electrode S1 and the second semiconductor layer 120 are in contact has a rod shape.
  • the drain electrode contact region DC1 in which the drain electrode D1 and the second semiconductor layer 120 are in contact has a comb tooth shape.
  • the rod shape of the source electrode contact region SC1 is arranged between the comb tooth shapes of the drain electrode contact region DC1.
  • the distance Lpsj2 is equal to or greater than the distance Lpsj1.
  • the distance Lpsj1 is the polarization superjunction length in the rod-shaped portion other than the tip portion of the source electrode contact region SC1.
  • the distance Lpsj2 is the polarization superjunction length at the tip of the source electrode contact region SC1.
  • the length of the polarization superjunction region PSJ2 in the direction connecting the shortest distance from the source electrode contact region SC1 to the drain electrode contact region DC1 at the rod-shaped tip portion is the source electrode at the portion other than the rod-shaped tip portion. It is longer than the length of the polarization superjunction region PSJ1 in the direction connecting the shortest distance from the contact region SC1 to the drain electrode contact region DC1.
  • the length of the polarization superjunction PSJ1 in the direction connecting the shortest distance from the source electrode contact region SC1 to the drain electrode contact region DC1 in the portion other than the rod-shaped tip is preferably 1.05 or more and 3 or less.
  • the distance Lsd2 is equal to or greater than the distance Lsd1.
  • the distance Lsd1 is the distance between the source electrode contact region SC1 and the drain electrode contact region DC1 in the rod-shaped portion other than the tip portion of the source electrode contact region SC1.
  • the distance Lsd2 is the distance between the source electrode contact region SC1 and the drain electrode contact region DC1 at the tip of the source electrode contact region SC1.
  • the distance between the source electrode contact region SC1 and the drain electrode contact region DC1 in the rod-shaped tip portion is between the source electrode contact region SC1 and the drain electrode contact region DC1 in the portion other than the rod-shaped tip portion. It is more than a distance.
  • the rod-shaped tip is an arc-shaped arc.
  • the portion other than the rod-shaped tip portion is a linear rod-shaped portion.
  • the electric field tends to be stronger in the tip portion of the source electrode contact region SC1 of the source electrode S1 than in the rod-shaped portion other than the tip portion.
  • the length of the polarization superjunction length Lpsj2 of the polarization superjunction region PSJ is increased at the tip portion thereof. Further, for the same reason, the distance Lsd2 is increased. Therefore, the semiconductor element 200 has a higher withstand voltage.
  • the source electrode contact region and the drain electrode contact region SC1 may have a comb-shaped shape, and the drain electrode contact region DC1 may have a rod-shaped shape.
  • the comb tooth shape of the source electrode contact region SC1 has a rod shape. Even in that case, the distance between the source electrode contact region SC1 and the drain electrode contact region DC1 in the rod-shaped tip portion is the source electrode contact region SC1 and the drain electrode contact region in the portion other than the rod-shaped tip portion. It is greater than or equal to the distance to DC1.
  • the arc-shaped portion has, for example, an arc shape.
  • the arcuate portion may have an arcuate shape other than the arc.
  • FIG. 21 is a diagram showing a laminated structure of the semiconductor element 300 of the third embodiment.
  • the source electrode S1 is formed on the recess X1.
  • the drain electrode D1 is formed on the recess X2.
  • the distance Ld between the drain electrode contact region DC1 and the third semiconductor layer 130 is larger than the distance Ls between the source electrode contact region SC1 and the third semiconductor layer 130.
  • the distance Ld between the drain electrode contact region DC1 and the third semiconductor layer 130 is, for example, 1 ⁇ m or more and 10 ⁇ m or less.
  • the source electrode contact region SC1 the drain electrode contact region DC1 and the gate electrode contact region GC1 are projected onto the second semiconductor layer 120, the region where the drain electrode contact region DC1 is projected and the gate electrode contact region GC1 are projected.
  • the distance Ldg between the regions is larger than the distance Lsg between the region where the source electrode contact region SC1 is projected and the region where the gate electrode contact region GC1 is projected.
  • the potential difference (voltage) between the drain electrode D1 and the gate electrode G1 is sufficiently larger than the potential difference (voltage) between the source electrode S1 and the gate electrode G1. It can be big. Therefore, in the third embodiment, the distance Ldg between the drain electrode contact region DC1 and the gate electrode contact region GC1 is sufficiently larger than the distance Lsg between the source electrode contact region SC1 and the gate electrode contact region GC1. I'm taking it. Since a potential having a high absolute value is applied to the drain electrode D1, the electric field strength between the drain and the gate is stronger than the electric field strength between the source and the gate. Therefore, the distance Ldg is made sufficiently larger than the distance Lsg.
  • FIG. 22 is a diagram showing the periphery of the gate pad electrode of the semiconductor element 400 of the fourth embodiment.
  • the source electrode S2 has a source contact electrode S2c, a source wiring electrode S2w, and a source pad electrode S2p.
  • the source contact electrode S2c is in direct contact with the second semiconductor layer 120.
  • the source wiring electrode S2w connects the source contact electrode S2c and the source pad electrode S2p.
  • the source pad electrode S2p is an electrode for electrically connecting to an external power source.
  • the gate electrode G2 has a gate contact electrode G2c, a gate wiring electrode G2w, and a gate pad electrode G2p.
  • the gate contact electrode G2c is in direct contact with the fourth semiconductor layer 140.
  • the gate wiring electrode G2w connects the gate contact electrode G2c and the gate pad electrode G2p.
  • the gate pad electrode G2p is an electrode for electrically connecting to an external power source.
  • the source wiring electrode S2w has a curved portion S2r that curves in an arc shape at a connection point with the source pad electrode S2p.
  • the gate wiring electrode G2w has a curved portion G2r that is curved in an arc shape at a connection point with the gate pad electrode G2p.
  • FIG. 23 is a diagram showing a cross-sectional structure around a drain electrode exposed region of the semiconductor element 400 of the fourth embodiment.
  • the semiconductor element 400 has an insulating layer IL2, an insulating layer IL3, and an insulating layer IL4 in addition to the insulating layer IL1.
  • the insulating layer IL2 is located above the insulating layer IL1.
  • the insulating layer IL3 is located above the insulating layer IL2.
  • the insulating layer IL4 is located above the insulating layer IL3.
  • the material of the insulating layer IL1 and the insulating layer IL2 is an inorganic dielectric film.
  • the inorganic dielectric film is, for example, SiO 2 .
  • the material of the insulating layer IL3 and the insulating layer IL4 is an organic dielectric film.
  • the organic dielectric film is, for example, polyimide. It is preferable to form an organic dielectric film on a hard film such as SiO 2.
  • the insulating layer IL2 and the insulating layer IL3 fill the gap between the insulating layer IL1 and the second semiconductor layer 120.
  • the insulating layer IL2 fills the sides and surface of the semiconductor layer. Further, the insulating layer IL2 fills the contact electrodes of the source electrode S1, the drain electrode D1, and the gate electrode G1.
  • the insulating layer IL4 is the uppermost layer.
  • the semiconductor element 400 has high withstand voltage. Therefore, a high voltage may be applied to the semiconductor element 400 during use. Even when such a high voltage is applied, the formation of a strong electric field around the curved portion S2r and the curved portion G2r is suppressed. It is also considered that the internal stress in the insulating layer is relaxed.
  • Drain electrode Also in the drain electrode, the drain wiring electrode may have a curved portion that curves in an arc shape at a connecting portion with the drain pad electrode.
  • FIG. 24 is a top view of the semiconductor element in the modified example of the fourth embodiment.
  • the gate pad electrode G2p is arranged so as to be sandwiched between the source pad electrode S2p and the source pad electrode S2p.
  • the semiconductor element may have a plurality of source pad electrodes S2p. That is, at least one of the gate electrode G2, the source electrode S2, and the drain electrode D2 may have a plurality of pad electrodes.
  • FIG. 25 is an enlarged view of the periphery of the gate pad electrode in the semiconductor element in the modified example of the fourth embodiment. As shown in FIG. 25, the curved shape S2i1 is also formed in the connecting portion S2i that connects the source pad electrode S2p and the source pad electrode S2p.
  • Shape of Pad Electrode At least one corner of the source pad electrode S2p, the gate pad electrode G2p, and the drain pad electrode may have a curved shape.
  • the insulation layer may have at least one of an inorganic dielectric film and an organic dielectric film.
  • the insulating layer SiO 2, Si X N Y , SiON, Al 2 O 3, AlN, AlON, ZrO 2, ZrN, ZrON, Ta 2 O 3, TaN, TaON, HfO 2, HfN 2, HfON, TiO 2.
  • the dislocation density in the second semiconductor layer 120 is, for example, 1 ⁇ 10 6 cm ⁇ 2 or more and 1 ⁇ 10 10 cm ⁇ 2 or less.
  • the dislocation density is preferably 5 ⁇ 10 9 cm -2 or less.
  • the dislocation density in the first semiconductor layer 110 is, for example, 1 ⁇ 10 6 cm ⁇ 2 or more and 1 ⁇ 10 10 cm ⁇ 2 or less.
  • the dislocation density is preferably 5 ⁇ 10 9 cm -2 or less.
  • Contact area between the second semiconductor layer 120 and the third semiconductor layer 130 is, per 1 ⁇ m gate width direction is 10 [mu] m 2 or more 200 [mu] m 2 or less.
  • the gate length Lg is 0.1 ⁇ m or more and 6 ⁇ m or less. Further, the gate length Lg may be 0.3 ⁇ m or more and 5 ⁇ m or less. Further, the gate length Lg may be 1 ⁇ m or more and 4 ⁇ m or less.
  • the contact area and withstand voltage between the second semiconductor layer 120 and the third semiconductor layer 130 are calculated by the following equation (1). 101x-810 ⁇ y ⁇ 235x + 585 ......... (1) x: Contact area between the second semiconductor layer and the third semiconductor layer per 1 ⁇ m in the gate width direction y: Satisfy the withstand voltage.
  • the rise time (tr) and fall time (tf) of the semiconductor device of the fifth embodiment at 300 V switching are both 3 ns or more and 30 ns or less.
  • the withstand voltage of the semiconductor element of the fifth embodiment is 1500 V or more and 20000 V or less. Further, the withstand voltage of the semiconductor element may be 3000 V or more and 10000 V or less.
  • the polarization superjunction length Lpsj is 1 ⁇ m or more and 50 ⁇ m or less.
  • the polarization superjunction length Lpsj may be 2 ⁇ m or more and 40 ⁇ m or less.
  • the polarization superjunction length Lpsj may be 3 ⁇ m or more and 30 ⁇ m or less.
  • the gate length Lg is 0.1 ⁇ m or more and 6 ⁇ m or less. Further, the gate length Lg may be 0.3 ⁇ m or more and 5 ⁇ m or less. Further, the gate length Lg may be 1 ⁇ m or more and 4 ⁇ m or less.
  • the rise time (tr) and fall time (tf) of the semiconductor device of the sixth embodiment at 300 V switching are both 3 ns or more and 30 ns or less.
  • the rise time (tr) and fall time (tf) may be 4 ns or more and 20 ns or less.
  • the rise time (tr) and fall time (tf) may be 5 ns or more and 10 ns or less.
  • the normalized on-resistance of the semiconductor device of the sixth embodiment is 1 m ⁇ ⁇ cm 2 or more and 20 m ⁇ ⁇ cm 2 or less.
  • the normalized on-resistance it may be 2 M [Omega ⁇ cm 2 or more 17m ⁇ ⁇ cm 2 or less.
  • the standardized on-resistance may be 3 m ⁇ ⁇ cm 2 or more and 15 m ⁇ ⁇ cm 2 or less.
  • the active area is 2.2 mm 2 or more and 100 mm 2 or less. Active region area, may be 2.5 mm 2 or more 90 mm 2 or less. The active area may be 3 mm 2 or more and 80 mm 2 or less.
  • the active region area is an area in which a current substantially flows through the first semiconductor layer 110.
  • the active region area is the area of the source electrode contact region SC1 and the drain electrode contact region DC1 and the outermost source electrode contact region SC1 and the second semiconductor layer 120 from the area of the second semiconductor layer 120 on the third semiconductor layer 130 side. It is the area obtained by subtracting the area of the area sandwiched between the outer peripheral portion of the surface and the outer peripheral portion of the surface.
  • the gate length Lg is 0.1 ⁇ m or more and 6 ⁇ m or less. Further, the gate length Lg may be 0.3 ⁇ m or more and 5 ⁇ m or less. Further, the gate length Lg may be 1 ⁇ m or more and 4 ⁇ m or less.
  • the gate width is 300 mm or more and 12000 mm or less.
  • the gate width may be 350 mm or more and 11000 mm or less.
  • the gate width may be 400 mm or more and 10000 mm or less.
  • the outer peripheral length of the semiconductor element is 13 mm or more and 520 mm or less.
  • the outer peripheral length of the semiconductor element may be 15 mm or more and 500 mm or less.
  • the outer peripheral length of the semiconductor element may be 20 mm or more and 480 mm or less.
  • the outer peripheral length is the sum of the lengths of the four sides of the sapphire substrate Sub1 of the semiconductor element.
  • the rise time (tr) and fall time (tf) of the semiconductor device of the seventh embodiment at 300 V switching are both 3 ns or more and 30 ns or less.
  • the current value when the drain voltage Vd in the semiconductor element of the seventh embodiment is 2V is 30A or more and 1200A or less.
  • the current value when the drain voltage Vd is 2V is the current value in a region other than the current saturation region in the ON state.
  • FIG. 26 is a diagram showing a laminated structure of the semiconductor element 500 of the eighth embodiment.
  • the semiconductor element 500 is a Schottky barrier diode.
  • the semiconductor element 500 includes a sapphire substrate Sub2, a buffer layer Bf2, a first semiconductor layer 510, a second semiconductor layer 520, a third semiconductor layer 530, a fourth semiconductor layer 540, a cathode electrode C1, and an anode electrode. It has A1 and.
  • the buffer layer Bf2 is formed on the sapphire substrate Sub2.
  • the first semiconductor layer 510 is formed on the buffer layer Bf2.
  • the second semiconductor layer 520 is formed on the first semiconductor layer 510.
  • the third semiconductor layer 530 is formed on the second semiconductor layer 520.
  • the fourth semiconductor layer 540 is formed on the third semiconductor layer 530.
  • the first semiconductor layer 510, the second semiconductor layer 520, the third semiconductor layer 530, and the fourth semiconductor layer 540 are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer 520 is larger than the bandgap of the first semiconductor layer 510 and the third semiconductor layer 530.
  • the first semiconductor layer 510, the second semiconductor layer 520, and the third semiconductor layer 530 are undoped semiconductor layers.
  • the fourth semiconductor layer 540 is a p-type semiconductor layer.
  • the cathode electrode C1 is formed on the second semiconductor layer 520.
  • the recess Y1 reaches from the fourth semiconductor layer 540 to the middle of the second semiconductor layer 520.
  • the cathode electrode C1 is formed on the recess Y1.
  • the anode electrode A1 is formed on the fourth semiconductor layer 540.
  • the recess Y2 reaches from the fourth semiconductor layer 540 to the middle of the first semiconductor layer 510.
  • the anode electrode A1 is formed from the bottom surface of the recess Y2 to the fourth semiconductor layer 540. Therefore, the anode electrode A1 is in contact with the first semiconductor layer 510, the second semiconductor layer 520, the third semiconductor layer 530, and the fourth semiconductor layer 540.
  • the anode electrode A1 is in contact with the bottom surface and the side surface of the first semiconductor layer 510, the side surface of the second semiconductor layer 520 and the third semiconductor layer 530, and the side surface and the upper surface of the fourth semiconductor layer 540.
  • FIG. 27 is a diagram showing an electrode forming region of the semiconductor element 500 of the eighth embodiment.
  • the semiconductor element 500 includes a cathode electrode contact region CC1 in which the cathode electrode C1 and the second semiconductor layer 520 are in contact with each other, and an anode electrode contact region AC1 in which the anode electrode A1 and the fourth semiconductor layer 540 are in contact with each other. And have.
  • the cathode electrode contact region CC1 in which the cathode electrode C1 and the second semiconductor layer 520 are in contact has a comb tooth shape.
  • the anode electrode contact region AC1 in which the anode electrode A1 contacts the first semiconductor layer 510 and the fourth semiconductor layer 540 has a rod-like shape.
  • the rod-shaped shape of the region in which the anode electrode contact region AC1 is projected onto the first semiconductor layer 510 is arranged at a position between the comb tooth shapes of the region in which the cathode electrode contact region CC1 is projected on the first semiconductor layer 510.
  • the polarized superjunction region is a region in which the third semiconductor layer 530 is formed and the fourth semiconductor layer 540 is not formed, and is located between the anode electrode contact region AC1 and the cathode electrode contact region CC1.
  • the withstand voltage of a Schottky barrier diode is the anode voltage Va at which the anode current Ia reaches 1 ⁇ 10 -4 A when a voltage Va in the opposite direction is applied between the anode electrode A1 and the cathode electrode C1.
  • the cathode electrode contact region CC1 may have a rod shape, and the anode electrode contact region AC1 may have a comb tooth shape. That is, one of the cathode electrode contact region CC1 and the anode electrode contact region AC1 may have a comb tooth shape, and the other of the cathode electrode contact region CC1 and the anode electrode contact region AC1 may have a rod shape.
  • FIG. 28 is a diagram showing an electrode forming region of the semiconductor element in the modified example of the eighth embodiment.
  • the cathode electrode contact region CC1 in which the cathode electrode C1 and the second semiconductor layer 520 are in contact has a comb tooth shape.
  • the anode electrode contact region AC1 in which the anode electrode A1 and the first semiconductor layer 510 and the fourth semiconductor layer 540 are in contact has a comb tooth shape.
  • the comb-teeth shape of the region where the cathode electrode contact region CC1 is projected onto the first semiconductor layer 510 is arranged alternately with the comb-teeth shape of the region where the anode electrode contact region AC1 is projected on the first semiconductor layer 510.
  • One rod-shaped shape of the cathode electrode contact region CC1 and the anode electrode contact region AC1 is the other comb-shaped shape of the cathode electrode contact region CC1 and the anode electrode contact region AC1. It suffices if it is placed between them.
  • FIG. 29 is a diagram (No. 1) showing a laminated structure of semiconductor elements 600 in a modified example of the eighth embodiment.
  • the semiconductor element 600 includes a sapphire substrate Sub2, a buffer layer Bf2, a first semiconductor layer 510, a second semiconductor layer 520, a third semiconductor layer 530, a fourth semiconductor layer 540, a cathode electrode C1, and an anode electrode. It has A1 and.
  • the anode electrode A1 is formed on the recess Y3.
  • the recess Y3 reaches from the fourth semiconductor layer 540 to the middle of the second semiconductor layer 520.
  • the anode electrode A1 is not in contact with the first semiconductor layer 510.
  • FIG. 30 is a diagram (No. 2) showing the laminated structure of the semiconductor element 700 in the modified example of the eighth embodiment.
  • the semiconductor element 700 includes a sapphire substrate Sub2, a buffer layer Bf2, a first semiconductor layer 510, a second semiconductor layer 520, a third semiconductor layer 530, a fourth semiconductor layer 540, a cathode electrode C1, and an anode electrode. It has A1 and an insulating layer 750.
  • the insulating layer 750 covers a part of the second semiconductor layer 520, a side surface of the third semiconductor layer 530, and a part of the fourth semiconductor layer 540.
  • the insulating layer 750 is located between the side surface of the third semiconductor layer 530, the side surface of the fourth semiconductor layer 540, and the anode electrode A1.
  • the anode electrode A1 is in contact with the second semiconductor layer 520 and the fourth semiconductor layer 540, and is not in contact with the third semiconductor layer 530.
  • the anode electrode A1 may be in contact with the first semiconductor layer 510 or the second semiconductor layer 520.
  • FIG. 31 is a diagram (No. 3) showing a laminated structure of semiconductor elements 800 in a modified example of the eighth embodiment. As shown in FIG. 31, the cathode electrode C2 is in contact with the bottom surface and side surface of the first semiconductor layer 510 and the side surface and top surface of the second semiconductor layer 520.
  • Polarized super-junction region The length of the polarized super-junction region in the direction connecting the shortest distance from the cathode electrode contact region CC1 to the anode electrode contact region AC1 at the rod-shaped tip is the cathode electrode contact at the portion other than the rod-shaped tip. It is equal to or longer than the length of the polarization superjunction region in the direction connecting the shortest distance from the region CC1 to the anode electrode contact region AC1.
  • the distance between the cathode electrode and the third semiconductor layer is 1 ⁇ m or more and 10 ⁇ m or less.
  • FIG. 32 is a diagram showing an FET when the gate electrode contact region GC1 surrounds the source electrode contact region SC1.
  • FIG. 33 is a diagram showing an FET when the gate electrode contact region GC1 is between the source electrode contact region SC1 and the drain electrode contact region DC1. In FIG. 33, the gate electrode contact region GC1 does not surround the source electrode contact region SC1.
  • the FET in which the gate electrode contact region GC1 surrounds the source electrode contact region SC1 and the FET in which the gate electrode contact region GC1 does not surround the source electrode contact region SC1 are manufactured. Then, the leakage currents of these FETs were compared.
  • FIG. 34 is a graph showing the relationship between the gate voltage and the drain current when 0.1 V is applied to the drain electrode of the FET.
  • the horizontal axis of FIG. 34 is the gate voltage.
  • the vertical axis of FIG. 34 is the drain current.
  • FIG. 35 is a graph showing the relationship between the gate voltage of the FET and the drain current.
  • the horizontal axis of FIG. 35 is the gate voltage.
  • the vertical axis of FIG. 35 is the drain current.
  • the FET when the gate electrode G1 surrounds the source electrode S1, the FET operates when the gate voltage is ⁇ 5 V or more. Off-leakage current flows even if the gate voltage is less than -5V.
  • the off-leakage current is about 1 ⁇ 10 -9 A / mm.
  • the FET when the gate electrode G1 does not surround the source electrode S1, the FET operates when the gate voltage is ⁇ 4.5 V or more.
  • the gate voltage is less than ⁇ 4.5 V, an off-leakage current of about 1.0 ⁇ 10 -6 A / mm flows.
  • the off-leakage current is reduced by about two orders of magnitude.
  • FIG. 36 is a graph showing the relationship between the drain voltage of the FET and the drain current.
  • the horizontal axis of FIG. 36 is the drain voltage.
  • the vertical axis of FIG. 36 is the drain current.
  • FIG. 36 shows the drain current of the FET in which the gate electrode G1 surrounds the source electrode S1.
  • FIG. 36 shows the drain current when the gate voltage is changed. As shown in FIG. 36, the larger the gate voltage, the larger the drain current.
  • FIG. 37 is a graph showing the relationship between the drain voltage and the drain current when the FET is off.
  • the horizontal axis of FIG. 37 is the drain voltage.
  • the vertical axis of FIG. 37 is the drain current.
  • the gate voltage at this time is ⁇ 10 V.
  • FIG. 37 shows the drain current of the FET in which the gate electrode G1 surrounds the source electrode S1. As shown in FIG. 37, when off, a leakage current of about 1 ⁇ 10 -9 A / mm flows. Further, the larger the drain voltage, the slightly larger the drain current.
  • FIG. 38 is a graph showing the relationship between the off-drain voltage and the gate current in the FET.
  • the horizontal axis of FIG. 38 is the drain voltage.
  • the vertical axis of FIG. 38 is the gate current.
  • the gate voltage at this time is ⁇ 10 V.
  • FIG. 38 shows the gate current of the FET in which the gate electrode G1 surrounds the source electrode S1. As shown in FIG. 38, when off, a leakage current of about 1 ⁇ 10 -9 A / mm flows. Further, the larger the drain voltage, the larger the gate current.
  • the leakage current is suppressed in the actually manufactured FET.
  • the current values in FIGS. 35 to 38 are standardized by the gate width.
  • the film formation temperature of the low temperature GaN buffer layer was 530 ° C.
  • the film formation temperature of the first undoped GaN layer, the AlGaN layer, and the second undoped GaN layer was 1100 ° C.
  • the Mg concentration of the Mg-doped pGaN layer was increased from 5.0 ⁇ 10 19 cm -3 to 2.0 ⁇ 10 20 cm -3 to increase the Mg concentration near the surface of the Mg-doped GaN layer.
  • Ni and Au were laminated in order from the semiconductor layer side.
  • Ti, Al, Ni, and Au were laminated in this order from the side of the semiconductor layer.
  • the dislocation density of the first device was 5.0 ⁇ 10 8 cm -2.
  • the dislocation density of the second device was 2.3 ⁇ 10 9 cm- 2 .
  • the dislocation density of the third device was 9.0 ⁇ 10 9 cm- 2 .
  • FIG. 39 is a circuit diagram used for evaluating the FET.
  • FIG. 40 is a graph showing an output value in the evaluation of FET.
  • the drain voltage Vd was 300V.
  • FIG. 41 is a diagram showing definitions of a FET rise time tr and a fall time tf.
  • the rise time tr is the time required for the drain voltage Vd to drop from 90% to 10% of the maximum value.
  • the fall time tf is the time required for the drain voltage Vd to rise from 10% to 90% of the maximum value.
  • the drain current Id increases as the drain voltage Vd decreases.
  • the drain voltage Vd is used as a reference for the rise time tr and the fall time tf instead of the drain current Id.
  • FIG. 42 is a table showing the characteristics of the FET.
  • the rise time was 22 ns or less.
  • the rise time was 42 ns.
  • the gate length was 4 ⁇ m, whereas in Comparative Example 1, the gate length was 8 ⁇ m.
  • FIG. 43 is a graph showing the relationship between the junction area between the second undoped GaN layer (third semiconductor layer) and the Mg-doped pGaN layer (fourth semiconductor layer) in the FET and the withstand voltage of the semiconductor element.
  • the horizontal axis of FIG. 43 is the area of the second undoped GaN layer (third semiconductor layer) per 1 ⁇ m in the gate width direction.
  • the vertical axis of FIG. 43 is the withstand voltage of the semiconductor element.
  • the withstand voltage is 1500 V or more in the region where the above equation (1) holds. 101x-810 ⁇ y ⁇ 235x + 585 ......... (1) x: Contact area between the second semiconductor layer and the third semiconductor layer per 1 ⁇ m in the gate width direction y: Withstand voltage
  • FIG. 44 is a graph showing the relationship between the gate length of the FET and the response time.
  • the horizontal axis of FIG. 44 is the gate length.
  • the horizontal axis of FIG. 44 is the response time. As shown in FIG. 44, the shorter the gate length, the shorter the response time tends to be.
  • the rise time tr and the fall time tf are 30 ns or less.
  • the rise time tr and the fall time tf are 20 ns or less.
  • FIG. 45 is a graph showing the relationship between the junction area and the response time between the third semiconductor layer 130 and the fourth semiconductor layer 140 excluding the polarization superjunction region PSJ1 in the FET.
  • the horizontal axis of FIG. 45 is the bonding area between the third semiconductor layer 130 and the fourth semiconductor layer 140.
  • the vertical axis of FIG. 45 is the response time. As shown in FIG. 45, the smaller the bonding area between the third semiconductor layer 130 and the fourth semiconductor layer 140, the shorter the response time tends to be.
  • FIG. 46 is a graph showing the relationship between the dislocation density and the junction area in the FET.
  • the horizontal axis of FIG. 46 is the dislocation density.
  • the vertical axis of FIG. 46 is the bonding area between the third semiconductor layer 130 and the fourth semiconductor layer 140. As shown in FIG. 46, it is necessary to increase the bonding area between the third semiconductor layer 130 and the fourth semiconductor layer 140 in order to have a large pressure resistance. Further, the higher the dislocation density, the larger the joint area needs to be taken.
  • FIG. 47 is a table summarizing the data of FIG. 46.
  • FIG. 48 is a graph showing the relationship between the dislocation density in the FET and the distance between the source and drain.
  • the horizontal axis of FIG. 48 is the dislocation density.
  • the vertical axis of FIG. 48 is the distance between the source and drain. As shown in FIG. 48, it is necessary to increase the distance between the source and drain in order to have a large pressure resistance. Further, the higher the dislocation density, the larger the distance between the source and drain needs to be.
  • FIG. 49 is a table summarizing the data of FIG. 48.
  • FIG. 50 is a graph showing the relationship between the dislocation density and the response time in the FET.
  • the horizontal axis of FIG. 50 is the dislocation density.
  • the vertical axis of FIG. 50 is the response time.
  • the rise time tr and the fall time tf tend to be shorter.
  • the rise time tr is highly effective in improving due to the decrease in dislocation density.
  • FIG. 51 is a table summarizing the data of FIG. 50. As shown in FIGS. 50 and 51, when the dislocation density is 5 ⁇ 10 8 cm ⁇ 2 or less, the rise time tr is 16 ns or less. When the dislocation density is 5 ⁇ 10 8 cm ⁇ 2 or less, the fall time tf is 10 ns or less.
  • FIG. 52 is a graph showing the relationship between the polarization superjunction length Lpsj and the normalized on-resistance in the FET.
  • the horizontal axis of FIG. 52 is the polarization superjunction length.
  • the vertical axis of FIG. 52 is the normalized on-resistance.
  • the longer the polarization superjunction length Lpsj the higher the normalized on-resistance.
  • the normalized on-resistance is 20 m ⁇ ⁇ cm 2 or less.
  • the normalized on-resistance is about 1 m ⁇ ⁇ cm 2.
  • FIG. 53 is a graph showing the relationship between the source-drain distance and the normalized on-resistance in the FET.
  • the horizontal axis of FIG. 53 is the distance between the source and drain.
  • the vertical axis of FIG. 53 is the normalized on-resistance. As shown in FIG. 53, the longer the distance between the source and the drain, the higher the normalized on-resistance. Further, when the distance between the source and drain is 60 ⁇ m or less, the normalized on-resistance is 20 m ⁇ ⁇ cm 2 or less. When the distance between the source and drain is 11 ⁇ m, the normalized on-resistance is about 1 m ⁇ ⁇ cm 2.
  • FIG. 54 is a table showing the relationship between the dislocation density in the FET and the characteristics of the semiconductor device. As shown in FIG. 54, the lower the dislocation density, the smaller the value of the half width of the X-ray locking curve. Further, the lower the dislocation density, the smaller the sheet resistance. The lower the dislocation density, the higher the mobility of the two-dimensional Hall gas. Sheet resistance is affected by the mobility of the two-dimensional electron gas. Therefore, it is considered that the mobility of the two-dimensional electron gas is increased by lowering the dislocation density and improving the crystallinity. On the other hand, the concentration of the two-dimensional whole gas hardly depends on the dislocation density.
  • FIG. 55 is a table showing the relationship between the chip size of the FET and the current value when the drain voltage Vd is 2V. As shown in FIG. 55, the larger the chip size, the larger the chip outer peripheral length, the chip area, and the active area area.
  • the active region area is the region of the semiconductor in which the current actually flows in the on state. The active region area is between the area of the region where the source electrode and the drain electrode are in contact with the semiconductor layer and the outermost region of the source electrode contact region and the outer peripheral portion of the second semiconductor layer from the area of the element functional region FR1. The area of the area sandwiched between the two and the area minus the area.
  • the gate width is the total length of the lines in which the gate electrode G1 surrounds the source electrode S1.
  • FIG. 56 is a graph showing the relationship between the active region area of the FET and the current value when the drain voltage Vd is 2V.
  • the horizontal axis of FIG. 56 is the active area area.
  • the vertical axis of FIG. 56 is the current value when the drain voltage Vd is 2V.
  • the current value when the drain voltage Vd is 2 V is 30 A or more.
  • the current value when the drain voltage Vd is 2 V is 100 A or more.
  • FIG. 57 is a table showing the withstand voltage of the FET when the distance Lsd between the polarization superjunction length Lpsj, the source contact electrode S1c and the drain contact electrode D1c in the FET is changed.
  • FIG. 57 shows a case where the minimum value of the polarization superjunction length Lpsj at the tip portion and the minimum value of the polarization superjunction length Lpsj at the portion other than the tip portion are changed.
  • FIG. 58 is a table showing the withstand voltage of the FET when the polarization superjunction length Lpsj in the FET and the distance Lsd between the source contact electrode S1c and the drain contact electrode D1c are not changed.
  • the polarization superjunction length Lpsj at the tip portion and the polarization superjunction length Lpsj at the portion other than the tip portion are the same.
  • FIG. 59 is a graph showing the relationship between the polarization superjunction length Lpsj in the FET and the withstand voltage of the FET.
  • the horizontal axis of FIG. 59 is the polarization superjunction length Lpsj.
  • the vertical axis of FIG. 59 is the withstand voltage of the FET. As shown in FIG. 59, the withstand voltage of the FET is substantially proportional to the polarization superjunction length Lpsj.
  • the withstand voltage of the FET depends on the minimum value of the polarization superjunction length Lpsj.
  • FIG. 60 is a graph showing the relationship between the distance between the drain electrode contact region DC1 and the polarized superjunction surface and the pressure resistance of the FET.
  • the horizontal axis of FIG. 60 is the distance between the drain electrode contact region DC1 and the polarized superjunction surface.
  • the vertical axis of FIG. 60 is the withstand voltage. As shown in FIG. 60, even when the distance between the drain electrode contact region DC1 and the third semiconductor layer 130 is as short as 10 ⁇ m or less, the withstand voltage of the semiconductor element is sufficiently high.
  • FIG. 61 is a graph showing the relationship between the polarization superjunction length Lpsj in the FET and the withstand voltage of the semiconductor element.
  • the horizontal axis of FIG. 61 is the polarization superjunction length Lpsj.
  • the vertical axis of FIG. 61 is the withstand voltage of the semiconductor element. As shown in FIG. 61, the longer the polarization superjunction length Lpsj, the higher the pressure resistance of the semiconductor element.
  • the withstand voltage of the semiconductor element is proportional to the polarization superjunction length Lpsj to some extent.
  • FIG. 62 is a graph showing the relationship between the drain voltage and the drain current of the FET.
  • the horizontal axis of FIG. 62 is the drain voltage.
  • the vertical axis of FIG. 62 is the drain current.
  • FIG. 62 when the gate voltage is increased, the drain current tends to increase.
  • the drain current saturates when the drain voltage is about 15 V or higher.
  • FIG. 63 is a graph showing the relationship between the gate voltage and the drain current when the drain voltage of the FET is 0.1 V.
  • the horizontal axis of FIG. 63 is the gate voltage.
  • the vertical axis of FIG. 63 is the drain current.
  • FIG. 64 is a graph showing the relationship between the drain voltage and the drain current when the FET is off.
  • the horizontal axis of FIG. 64 is the drain voltage.
  • the vertical axis of FIG. 64 is the drain current.
  • the gate voltage is -10V.
  • FIG. 65 is a graph showing the relationship between the drain voltage when the FET is off and the gate current.
  • the horizontal axis of FIG. 65 is the drain voltage.
  • the vertical axis of FIG. 65 is the gate current.
  • the gate voltage is -10V.
  • the current values in FIGS. 62 to 65 are standardized by the gate width.
  • FIG. 66 is a graph showing the reverse recovery time characteristic of a Schottky barrier diode having a polarization superjunction length Lpsj of 20 ⁇ m.
  • the horizontal axis of FIG. 66 is time.
  • the vertical axis of FIG. 66 is the anode current.
  • the reverse recovery time was 21.8 ns.
  • the peak value of the reverse recovery current was 5.0 A.
  • FIG. 67 is a graph showing the forward characteristics of the Schottky barrier diode.
  • the horizontal axis of FIG. 67 is the anode voltage.
  • the vertical axis of FIG. 67 is the anode current.
  • the shorter the polarization superjunction length Lpsj the larger the anode current tends to be. That is, the shorter the polarization superjunction length Lpsj, the smaller the normalized on-resistance tends to be.
  • FIG. 68 is a graph showing the reverse characteristics of the Schottky barrier diode.
  • the horizontal axis of FIG. 68 is the cathode voltage.
  • the vertical axis of FIG. 68 is the anode current.
  • the shorter the polarization superjunction length Lpsj the lower the pressure resistance.
  • the withstand voltage was about 2000 V, 2600 V, 3000 V, 3000 V, and 3000 V, respectively.
  • FIG. 69 is a table showing the pressure resistance of the Schottky barrier diode when the distance Lac between the polarization superjunction length Lpsj, the anode electrode contact region AC1 and the cathode electrode contact region CC1 is changed.
  • FIG. 69 shows a case where the minimum value of the polarization superjunction length Lpsj at the tip portion and the minimum value of the polarization superjunction length Lpsj at the portion other than the tip portion are changed.
  • the withstand voltage of the Schottky barrier diode is improved.
  • the semiconductor element in the first aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer. The region in which the gate electrode contact region is projected onto the second semiconductor layer surrounds the region in which the source electrode contact region or the drain electrode contact region is projected on the second semiconductor layer.
  • one of the source electrode contact region and the drain electrode contact region has a rod-like shape.
  • the other side of the source electrode contact area and the drain electrode contact area has a comb tooth shape.
  • One rod-shaped shape of the source electrode contact region and the drain electrode contact region is arranged between the other comb tooth shape of the source electrode contact region and the drain electrode contact region.
  • the source electrode has a source wiring electrode.
  • the drain electrode has a drain wiring electrode. The region where the source wiring electrode is projected onto the second semiconductor layer does not overlap with the region where the drain wiring electrode is projected onto the second semiconductor layer.
  • the source electrode has a source wiring electrode.
  • the drain electrode has a drain wiring electrode.
  • the gate electrode has a gate wiring electrode.
  • One of the two regions, the region in which the source wiring electrode is projected on the second semiconductor layer and the region in which the drain wiring electrode is projected on the second semiconductor layer, is a region and a portion in which the gate wiring electrode is projected on the second semiconductor layer. Overlap.
  • the other of the two regions, the region where the source wiring electrode is projected onto the second semiconductor layer and the region where the drain wiring electrode is projected onto the second semiconductor layer overlaps with the region where the gate wiring electrode is projected onto the second semiconductor layer. It doesn't become.
  • one of two regions, a region in which the source wiring electrode is projected on the second semiconductor layer and a region in which the drain wiring electrode is projected on the second semiconductor layer, and a gate wiring electrode are provided. Where the region projected onto the second semiconductor layer partially overlaps, the distance between the source wiring electrode or drain wiring electrode and the first semiconductor layer is the distance between the gate wiring electrode and the first semiconductor layer. Greater than.
  • the first semiconductor layer and the second semiconductor layer are in direct contact with each other.
  • the shape of the contact surface where the first semiconductor layer and the second semiconductor layer come into contact is rectangular.
  • the longitudinal direction of the rod shape is arranged in the direction parallel to the short side of the rectangle.
  • the device in the seventh aspect has the above-mentioned semiconductor element.
  • the semiconductor element in the first aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer.
  • One of the source electrode contact region and the drain electrode contact region has a rod-like shape.
  • the other side of the source electrode contact area and the drain electrode contact area has a comb tooth shape.
  • One rod-shaped shape of the source electrode contact region and the drain electrode contact region is arranged between the other comb tooth shape of the source electrode contact region and the drain electrode contact region.
  • the region in which the gate electrode contact region is projected onto the second semiconductor layer surrounds the region in which the source electrode contact region or the drain electrode contact region is projected on the second semiconductor layer.
  • the source electrode has a source wiring electrode.
  • the drain electrode has a drain wiring electrode. The region where the source wiring electrode is projected onto the second semiconductor layer does not overlap with the region where the drain wiring electrode is projected onto the second semiconductor layer.
  • the source electrode has a source wiring electrode.
  • the drain electrode has a drain wiring electrode.
  • the gate electrode has a gate wiring electrode.
  • One of the two regions, the region in which the source wiring electrode is projected on the second semiconductor layer and the region in which the drain wiring electrode is projected on the second semiconductor layer, is a region and a portion in which the gate wiring electrode is projected on the second semiconductor layer. Overlap.
  • the other of the two regions, the region where the source wiring electrode is projected onto the second semiconductor layer and the region where the drain wiring electrode is projected onto the second semiconductor layer overlaps with the region where the gate wiring electrode is projected onto the second semiconductor layer. It doesn't become.
  • one of two regions, a region in which the source wiring electrode is projected on the second semiconductor layer and a region in which the drain wiring electrode is projected on the second semiconductor layer, and a gate wiring electrode are provided. Where the region projected onto the second semiconductor layer partially overlaps, the distance between the source wiring electrode or drain wiring electrode and the first semiconductor layer is the distance between the gate wiring electrode and the first semiconductor layer. Greater than.
  • the first semiconductor layer and the second semiconductor layer are in direct contact with each other.
  • the shape of the contact surface where the first semiconductor layer and the second semiconductor layer come into contact is rectangular.
  • the longitudinal direction of the rod shape is arranged in the direction parallel to the short side of the rectangle.
  • the device in the seventh aspect has the above-mentioned semiconductor element.
  • the semiconductor element in the first aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer.
  • One of the source electrode contact region and the drain electrode contact region has a rod-like shape.
  • the other side of the source electrode contact area and the drain electrode contact area has a comb tooth shape.
  • One rod-shaped shape of the source electrode contact region and the drain electrode contact region is arranged between the other comb tooth shape of the source electrode contact region and the drain electrode contact region.
  • This semiconductor device has a polarization superjunction region located between a gate electrode contact region and a drain electrode contact region, which is a region in which a third semiconductor layer is formed and a fourth semiconductor layer is not formed.
  • the length of the polarization superjunction region in the direction connecting the shortest distance from the source electrode contact region to the drain electrode contact region in the rod-shaped tip portion is from the source electrode contact region to the drain electrode contact region in the portion other than the rod-shaped tip portion. It is longer than the length of the polarization superjunction region in the direction connecting the shortest distances to.
  • the rod-shaped tip portion is an arc-shaped arc-shaped portion.
  • the portion other than the rod-shaped tip portion is a linear rod-shaped portion.
  • the rod-shaped tip portion with respect to the length of the polarized superjunction region in the direction connecting the shortest distance from the source electrode contact region to the drain electrode contact region in the portion other than the rod-shaped tip portion.
  • the length of the polarization superjunction region in the direction connecting the shortest distance from the source electrode contact region to the drain electrode contact region is 1.05 or more.
  • the distance between the source electrode contact region and the drain electrode contact region in the rod-shaped tip portion is the source electrode contact region and the drain electrode contact region in the portion other than the rod-shaped tip portion. It is more than the distance between.
  • the semiconductor element in the fifth aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer.
  • the anode electrode is in contact with the second semiconductor layer or the first semiconductor layer.
  • One of the cathode electrode contact region and the anode electrode contact region has a rod-like shape.
  • the other side of the cathode electrode contact area and the anode electrode contact area has a comb tooth shape.
  • One rod-shaped shape of the cathode electrode contact region and the anode electrode contact region is arranged between the other comb tooth shape of the cathode electrode contact region and the anode electrode contact region.
  • This semiconductor device has a polarization superjunction region located between the cathode electrode contact region and the anode electrode contact region, which is a region in which the third semiconductor layer is formed and the fourth semiconductor layer is not formed.
  • the length of the polarization superjunction region in the direction connecting the shortest distance from the cathode electrode contact region to the anode electrode contact region in the rod-shaped tip portion is from the cathode electrode contact region to the anode electrode contact region in the portion other than the rod-shaped tip portion. It is longer than the length of the polarization superjunction region in the direction connecting the shortest distance to.
  • the semiconductor element in the sixth aspect has a first recess extending from the fourth semiconductor layer to the second semiconductor layer.
  • the cathode electrode is formed on at least the first recess.
  • the cathode electrode is in contact with the side surface of the first semiconductor layer and the side surface of the second semiconductor layer.
  • the semiconductor element in the eighth aspect has an anode electrode contact region where the anode electrode and the fourth semiconductor layer contact, and a second recess extending from the fourth semiconductor layer to the first semiconductor layer.
  • the anode electrode is formed on the second recess and is in contact with the first semiconductor layer or the second semiconductor layer.
  • the semiconductor element in the ninth aspect has an insulating layer between the third semiconductor layer and the fourth semiconductor layer and the anode electrode.
  • the device according to the tenth aspect has the above-mentioned semiconductor element.
  • the semiconductor element in the first aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer.
  • the source electrode is formed on the first recess.
  • the drain electrode is formed on the second recess. The distance between the drain electrode contact region and the third semiconductor layer is larger than the distance between the source electrode contact region and the third semiconductor layer.
  • the distance between the drain electrode contact region and the third semiconductor layer is 10 ⁇ m or less.
  • the region projected on the drain electrode contact region and the gate electrode contact region are displayed.
  • the distance between the projected regions is greater than the distance between the projected region of the source electrode contact region and the projected region of the gate electrode contact region.
  • the semiconductor element in the fourth aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer. It has a semiconductor layer, a cathode electrode on the second semiconductor layer, an anode electrode on the fourth semiconductor layer, and a cathode electrode contact region where the cathode electrode and the second semiconductor layer come into contact with each other.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer. The distance between the cathode electrode contact region and the third semiconductor layer is 10 ⁇ m or less.
  • the semiconductor element in the fifth aspect has a first recess extending from the fourth semiconductor layer to the second semiconductor layer.
  • the cathode electrode is formed on at least the first recess.
  • the cathode electrode is in contact with the side surface of the first semiconductor layer and the side surface of the second semiconductor layer.
  • the semiconductor element in the seventh aspect has an anode electrode contact region where the anode electrode and the fourth semiconductor layer contact, and a second recess extending from the fourth semiconductor layer to the first semiconductor layer.
  • the anode electrode is formed on the second recess and is in contact with the first semiconductor layer or the second semiconductor layer.
  • the semiconductor element in the eighth aspect has an insulating layer between the third semiconductor layer and the fourth semiconductor layer and the anode electrode.
  • the device in the ninth aspect has the above-mentioned semiconductor element.
  • the semiconductor element in the first aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer. It has a semiconductor layer, a source electrode and a drain electrode on the second semiconductor layer or the third semiconductor layer, and a gate electrode on the fourth semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer.
  • At least one of the gate electrode, the source electrode, and the drain electrode has a contact electrode, a wiring electrode, and a pad electrode.
  • the wiring electrode connects the contact electrode and the pad electrode.
  • the wiring electrode has a curved portion that curves in an arc shape.
  • At least one of the gate electrode, the source electrode, and the drain electrode has a plurality of pad electrodes.
  • the gate electrode, the source electrode, and the drain electrode have a contact electrode, a wiring electrode, and a pad electrode.
  • This semiconductor element has an insulating layer between the wiring electrode of the gate electrode and the wiring electrode of the source electrode.
  • the insulating layer has a first insulating layer and a second insulating layer above the first insulating layer.
  • the insulating layer has at least one of an inorganic dielectric film and an organic dielectric film.
  • the first semiconductor layer and the second semiconductor layer are in direct contact with each other.
  • the shape of the contact surface where the first semiconductor layer and the second semiconductor layer come into contact is rectangular.
  • the device in the sixth aspect has the above-mentioned semiconductor element.
  • the semiconductor element in the first aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer. It has a semiconductor layer, a source electrode and a drain electrode on the second semiconductor layer or the third semiconductor layer, and a gate electrode on the fourth semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer.
  • the dislocation density is 1 ⁇ 10 6 cm -2 or more and 1 ⁇ 10 10 cm -2 or less.
  • Contact area between the second semiconductor layer and the third semiconductor layer, per 1 ⁇ m gate width direction is 10 [mu] m 2 or more 200 [mu] m 2 or less.
  • the dislocation density is 5 ⁇ 10 9 cm ⁇ 2 or less.
  • the contact area and the withstand voltage between the second semiconductor layer and the third semiconductor layer are determined by the following equation 101x-810 ⁇ y ⁇ 235x + 585.
  • x Contact area between the second semiconductor layer and the third semiconductor layer per 1 ⁇ m in the gate width direction
  • y Satisfy the withstand voltage.
  • the gate length which is the length of the fourth semiconductor layer in the direction connecting the shortest distance from the source electrode contact region to the drain electrode contact region, is 6 ⁇ m or less. Both the rise time and the fall time at 300 V switching are 30 ns or less.
  • the semiconductor element in the fifth aspect includes the above-mentioned semiconductor element.
  • the semiconductor element in the first aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer.
  • the semiconductor layer, the source electrode and drain electrode on the second semiconductor layer or the third semiconductor layer, the gate electrode on the fourth semiconductor layer, and the source electrode and the second semiconductor layer or the third semiconductor layer come into contact with each other. It has a source electrode contact region and a drain electrode contact region where the drain electrode and the second semiconductor layer or the third semiconductor layer are in contact with each other.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer.
  • This semiconductor device has a polarization superjunction region located between a gate electrode contact region and a drain electrode contact region, which is a region in which a third semiconductor layer is formed and a fourth semiconductor layer is not formed.
  • the polarization superjunction length which is the length of the polarization superjunction region in the direction connecting the shortest distance from the source electrode contact region to the drain electrode contact region, is 50 ⁇ m or less.
  • the gate length which is the length of the fourth semiconductor layer in the direction connecting the shortest distance from the source electrode contact region to the drain electrode contact region, is 6 ⁇ m or less.
  • the normalized on-resistance is 20 m ⁇ ⁇ cm 2 or less.
  • both the rise time and the fall time at 300 V switching are 30 ns or less.
  • the device in the fourth aspect has the above-mentioned semiconductor element.
  • the semiconductor element in the first aspect includes a first semiconductor layer, a second semiconductor layer above the first semiconductor layer, a third semiconductor layer above the second semiconductor layer, and a fourth layer above the third semiconductor layer.
  • the semiconductor layer, the source electrode and drain electrode on the second semiconductor layer or the third semiconductor layer, the gate electrode on the fourth semiconductor layer, and the source electrode and the second semiconductor layer or the third semiconductor layer come into contact with each other. It has a source electrode contact region and a drain electrode contact region where the drain electrode and the second semiconductor layer or the third semiconductor layer are in contact with each other.
  • the first semiconductor layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer are group III nitride semiconductor layers.
  • the bandgap of the second semiconductor layer is larger than the bandgap of the first semiconductor layer and the third semiconductor layer.
  • the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer are undoped semiconductor layers.
  • the fourth semiconductor layer is a p-type semiconductor layer. From the area of the second semiconductor layer on the third semiconductor layer side, the area of the source electrode contact region and the drain electrode contact region, and the region sandwiched between the outermost source electrode contact region and the outer peripheral portion of the second semiconductor layer.
  • the area of the active area minus the area of is 2.2 mm 2 or more.
  • the gate length which is the length of the fourth semiconductor layer in the direction connecting the shortest distance from the source electrode contact region to the drain electrode contact region, is 6 ⁇ m or less.
  • the gate width is 300 mm or more.
  • the outer peripheral length of the semiconductor element is 13 mm or more.
  • both the rise time and the fall time are 30 ns or less.
  • the source electrode has a source pad electrode exposed to the outside of the device.
  • the drain electrode has a drain pad electrode exposed to the outside of the element. The region where the source pad electrode and the drain pad electrode are projected onto the second semiconductor layer does not overlap with the region where the second semiconductor layer is formed.
  • the semiconductor element in the seventh aspect has the above-mentioned semiconductor element.

Abstract

Le but de la présente technologie est de fournir un élément semi-conducteur et un dispositif présentant au moins une ou plusieurs excellentes caractéristiques électriques. Un élément semi-conducteur (100) comprend : une première couche semi-conductrice (110) ; une deuxième couche semi-conductrice (120) ; une troisième couche semi-conductrice (130) ; une quatrième couche semi-conductrice (140) ; une électrode de source (S1) et une électrode de drain (D1) sur la deuxième couche semi-conductrice (120) ou la troisième couche semi-conductrice (130) ; et une électrode de grille (G1) sur la quatrième couche semi-conductrice (140). L'élément semi-conducteur (100) présente une densité de dislocations de 1×106 cm-2 à 1×1010 cm-2 inclus. La deuxième couche semi-conductrice (120) et la troisième couche semi-conductrice (130) présentent une superficie de contact de 10 μm2 à 200 μm2 inclus par 1 µm dans la direction de largeur de grille.
PCT/JP2021/012608 2020-03-31 2021-03-25 Élément semi-conducteur et dispositif WO2021200566A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202180022817.7A CN115298833A (zh) 2020-03-31 2021-03-25 半导体元件以及装置

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2020065405A JP2021163891A (ja) 2020-03-31 2020-03-31 半導体素子および装置
JP2020065404A JP2021163890A (ja) 2020-03-31 2020-03-31 半導体素子および装置
JP2020065406A JP2021163892A (ja) 2020-03-31 2020-03-31 半導体素子および装置
JP2020-065405 2020-03-31
JP2020-065404 2020-03-31
JP2020-065406 2020-03-31

Publications (1)

Publication Number Publication Date
WO2021200566A1 true WO2021200566A1 (fr) 2021-10-07

Family

ID=77928825

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2021/012608 WO2021200566A1 (fr) 2020-03-31 2021-03-25 Élément semi-conducteur et dispositif

Country Status (2)

Country Link
CN (1) CN115298833A (fr)
WO (1) WO2021200566A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023176373A1 (fr) * 2022-03-15 2023-09-21 ローム株式会社 Dispositif à semi-conducteurs

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011251905A (ja) * 2000-06-28 2011-12-15 Cree Inc ホモエピタキシャルｉｉｉ−ｖ族窒化物品、デバイス、およびｉｉｉ−ｖ族窒化物ホモエピタキシャル層を形成する方法
WO2012111393A1 (fr) * 2011-02-15 2012-08-23 シャープ株式会社 Dispositif à semi-conducteurs
JP2016146369A (ja) * 2015-02-03 2016-08-12 株式会社パウデック 半導体素子、電気機器、双方向電界効果トランジスタおよび実装構造体

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011251905A (ja) * 2000-06-28 2011-12-15 Cree Inc ホモエピタキシャルｉｉｉ−ｖ族窒化物品、デバイス、およびｉｉｉ−ｖ族窒化物ホモエピタキシャル層を形成する方法
WO2012111393A1 (fr) * 2011-02-15 2012-08-23 シャープ株式会社 Dispositif à semi-conducteurs
JP2016146369A (ja) * 2015-02-03 2016-08-12 株式会社パウデック 半導体素子、電気機器、双方向電界効果トランジスタおよび実装構造体

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023176373A1 (fr) * 2022-03-15 2023-09-21 ローム株式会社 Dispositif à semi-conducteurs

Also Published As

Publication number Publication date
CN115298833A (zh) 2022-11-04

Similar Documents

Publication Publication Date Title
TWI640095B (zh) 增強型ｉｉｉ族氮化物元件
JP5609083B2 (ja) 半導体装置、電子装置、半導体装置の製造方法および使用方法
US10134850B2 (en) Semiconductor device
JP5672756B2 (ja) 半導体装置
WO2015159450A1 (fr) Élément semiconducteur, appareil électrique, transistor à effet de champ bidirectionnel, et corps structurel de montage
US8823061B2 (en) Semiconductor device
US20110133205A1 (en) Field-effect transistor
WO2010047016A1 (fr) Commutateur bidirectionnel
JP2007048866A (ja) 窒化物半導体素子
JP2010219117A (ja) 半導体装置
JP2022191421A (ja) 半導体装置
KR20140012507A (ko) 고전자 이동도 트랜지스터 및 그 제조방법
JP2012119625A (ja) 半導体装置及びその製造方法、電源装置
WO2019003746A1 (fr) Dispositif à semi-conducteur
JP2009267155A (ja) 半導体装置
WO2021200566A1 (fr) Élément semi-conducteur et dispositif
WO2021200565A1 (fr) Élément semi-conducteur et dispositif
WO2021200564A1 (fr) Élément semi-conducteur et dispositif semi-conducteur
WO2013024752A1 (fr) Dispositif à semi-conducteur de nitrure
JP5667136B2 (ja) 窒化物系化合物半導体素子およびその製造方法
JP2009522812A (ja) 電界緩和機能を有するｉｉｉ族窒化物電力半導体
WO2021200563A1 (fr) Élément semi-conductrice et dispositif
WO2022168463A1 (fr) Élément semi-conducteur et dispositif
JP2021163892A (ja) 半導体素子および装置
JP2021163891A (ja) 半導体素子および装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21778795

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 21778795

Country of ref document: EP

Kind code of ref document: A1