WO2021031842A1 - Circuit de charge, puce de charge, borne et procédé de commande de circuit - Google Patents

Circuit de charge, puce de charge, borne et procédé de commande de circuit Download PDF

Info

Publication number
WO2021031842A1
WO2021031842A1 PCT/CN2020/106778 CN2020106778W WO2021031842A1 WO 2021031842 A1 WO2021031842 A1 WO 2021031842A1 CN 2020106778 W CN2020106778 W CN 2020106778W WO 2021031842 A1 WO2021031842 A1 WO 2021031842A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
path
circuit
charging
switch control
Prior art date
Application number
PCT/CN2020/106778
Other languages
English (en)
Chinese (zh)
Inventor
田晨
Original Assignee
Oppo广东移动通信有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oppo广东移动通信有限公司 filed Critical Oppo广东移动通信有限公司
Publication of WO2021031842A1 publication Critical patent/WO2021031842A1/fr

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/007Regulation of charging or discharging current or voltage

Definitions

  • This application relates to the field of fast charging technology, and in particular to a charging circuit, a charging chip, a terminal, and a circuit control method.
  • an embodiment of the present application provides a charging circuit, which includes: a fast charging path, a conduction control circuit, and a switch control circuit; the fast charging path includes at least two parallel transistor paths; each transistor path is connected to a switch. Control circuit; each of the transistor paths includes at least one transistor;
  • the first pole of the transistor in the transistor path is connected to the energy storage device of the device to be charged, and the second pole of the transistor in the transistor path is connected to the charging interface; the control electrode of the transistor in the transistor path is respectively connected to the switch control circuit and the conduction control circuit;
  • the conduction control circuit is used to control the conduction state of each transistor path according to the switching state of the switch control circuit, and when one of the transistor paths in the fast charge path is individually turned on, to detect whether the transistor path in the conduction state is normal, according to the detection As a result, the working state of the fast charging path is controlled.
  • the above-mentioned conduction control circuit provides a conduction voltage for the fast charge path when the switch control circuit is turned off, so that when the fast charge path is in a conducting state, the charge will be charged through the fast charge path.
  • the current is transferred to the energy storage device.
  • the conduction control circuit is used to control one of the transistor paths in the fast charge path to be in the on state and other transistor paths are in the off state, to detect the current of the transistor path in the on state, and according to the current Determine whether the transistor path in the on state is normal.
  • the switch control circuit includes a plurality of parallel switch control sub-circuits, and each switch control sub-circuit is connected to the corresponding transistor path; the conduction control circuit is used to control the corresponding transistor according to the switch state of each switch control sub-circuit The conduction state of the path.
  • the fast charge path includes a first transistor path and a second transistor path;
  • the switch control circuit includes a first switch control sub-circuit and a second switch control sub-circuit, the first transistor path and the first switch control sub-circuit Circuit connection;
  • the second transistor path is connected to the second switch control sub-circuit;
  • the conduction control circuit is used to provide a conduction voltage for the fast charging path when the first switch control subcircuit and the second switch control subcircuit are both turned off, and to detect the current value of the first current passing through the fast charging path;
  • the conduction control circuit is used to provide a conduction voltage for the first transistor path when the first switch control sub-circuit is turned off and the second switch control sub-circuit is turned on, and obtain the second current value currently passing through the first transistor path ;
  • the conduction control circuit is used to provide the conduction voltage for the second transistor path when the first switch control sub-circuit is turned on and the second switch control sub-circuit is turned off, and obtain the third current passing through the second transistor path value;
  • the conduction control circuit is used to determine that the path of the first transistor is normal when the difference between the first current value and the second current value is less than the preset current threshold; When the difference between the three current values is less than the preset current threshold, it is determined that the second transistor has a normal path.
  • the above-mentioned conduction control circuit is used to control all transistor paths in the fast charge path to be turned on when the paths of each transistor are normal; when any transistor path is abnormal, control the fast charge path All the transistor paths are cut off.
  • the input terminal of the conduction control circuit is connected to the charging interface and the clock signal interface, and the output terminal of the conduction control circuit is connected to the control electrode of the transistor in the transistor path;
  • the input terminal of the switch control circuit is connected to a switch signal terminal, and the output terminal of the switch control circuit is connected to the control electrode of the transistor in the transistor path;
  • the conduction control circuit is used to provide the conduction voltage for the transistor path when each switch control circuit is turned off.
  • the above-mentioned charging circuit includes a plurality of conduction control circuits, and different conduction control circuits are connected to different transistor paths.
  • the aforementioned conduction control circuit includes a charging signal input unit, a clock signal input unit, and a signal processing unit;
  • the input end of the charging signal input unit is connected to the charging interface, and the output end is connected to the input end of the signal processing unit;
  • the input end of the clock signal input unit is connected to the clock signal interface, and the output end is connected to the input end of the signal processing unit;
  • the output end of the signal processing unit is connected The control electrode of the transistor in the transistor path;
  • the charging signal input unit is used to input the charging signal to the signal processing unit;
  • the clock signal input unit is used to input the clock signal to the signal processing unit
  • the signal processing unit is used to provide a turn-on voltage for the transistor path according to the charging signal and the clock signal.
  • the above-mentioned charging signal input unit includes an anti-backflow subunit and a filtering subunit; the anti-backflow subunit is used to prevent the charging voltage from being reversed; the filtering subunit is used to filter Noise signal.
  • the above-mentioned charging circuit further includes a protection circuit
  • the input end of the protection circuit is connected to the charging interface of the power supply device, and the output end is connected to the control electrode of the transistor in the transistor path;
  • a protection circuit is used to prevent the transistor in the transistor path from entering a negative voltage.
  • the charging circuit further includes a step-down circuit
  • the input terminal of the buck circuit is connected to the first pole of the transistor in the transistor path, and the output terminal is connected to the energy storage device of the equipment to be charged;
  • the step-down circuit is used to step down the voltage output by the transistor path.
  • the present application provides a charging chip, which includes the charging circuit provided in any one of the embodiments of the first aspect above.
  • the present application provides a terminal, and the terminal includes the charging chip provided in the above-mentioned embodiment of the second aspect.
  • the distance between the transistor paths in the fast charging path of the terminal is greater than a preset distance threshold.
  • the fast charge path includes a first transistor path and a second transistor path
  • the first transistor path is set in the main board area of the terminal
  • the second transistor path is set in the small board area of the terminal.
  • the present application provides a circuit control method, which is applied to the charging circuit of any one of the above-mentioned embodiments of the first aspect, and the method includes:
  • the working state of the fast charging path is controlled according to the detection result; wherein the fast charging path includes at least two parallel transistor paths, and each transistor path is respectively connected to a switch control circuit.
  • the above-mentioned control of the conduction state of each transistor path through the switch control circuit, when each transistor path is individually turned on, detecting whether each transistor path is normal includes:
  • one of the transistor paths is turned on and the other transistor paths are turned off in turn, the current passing through each transistor path is detected, and whether each transistor path is normal or not is determined according to the current.
  • the fast charge path includes a first transistor path and a second transistor path;
  • the switch control circuit includes a first switch control sub-circuit and a second switch control sub-circuit, the first transistor path and the first switch control sub-circuit Circuit connection;
  • the second transistor path is connected to the second switch control sub-circuit;
  • one of the transistor paths in the fast charge path is controlled to be turned on and the other transistor paths are turned off in sequence, the current passing through each transistor path is detected, and the current is determined whether each transistor path is normal, including:
  • the above-mentioned controlling the working state of the fast charging channel according to the detection result includes:
  • the charging circuit, charging chip, terminal, and circuit control method provided by the embodiments of the present application. Since at least two parallel transistor paths are used in the fast charging path, the impedance of the entire fast charging path can be reduced, thereby reducing the fast charging path.
  • a switch control circuit is connected to each transistor path. Before charging the device to be charged, one of the transistor paths in the fast charging path can be controlled according to the working state of the switch control circuit. When it is turned on, it detects whether the transistor path in the on state is normal, and then controls the working state of the fast charging path according to the detection result. In this way, while reducing the heat of the fast charging path, the state of the fast charging path can be detected, which greatly improves The safety of fast charging realizes that the electronic device can be quickly charged safely and the heat generated during the charging process of the electronic device can be reduced.
  • FIG. 1 is a block diagram of an application environment of a charging circuit according to an embodiment
  • FIG. 2 is a schematic diagram of a charging circuit provided by an embodiment
  • FIG. 3 is a schematic diagram of a charging circuit provided by an embodiment
  • Figure 3a is a schematic diagram of an ordinary charging provided by an embodiment
  • FIG. 4 is a schematic diagram of a charging circuit provided by an embodiment
  • FIG. 5 is a schematic diagram of a test flow of a charging circuit provided by an embodiment
  • Fig. 6 is a schematic diagram of a charging circuit provided by an embodiment
  • FIG. 7 is a schematic diagram of a charging circuit provided by an embodiment
  • FIG. 8 is a schematic diagram of a charging circuit provided by an embodiment
  • FIG. 9 is a schematic diagram of a charging circuit provided by an embodiment
  • FIG. 10 is a structural block diagram of a terminal according to an embodiment
  • FIG. 11 is a structural block diagram of a charging system provided by an embodiment
  • FIG. 12 is a schematic diagram of a circuit control method provided by an embodiment
  • FIG. 13 is a schematic diagram of a circuit control method provided by an embodiment.
  • the circuit diagram of the current fast charging technology is shown in Figure 1. It consists of Microcontroller Unit (MCU) 01, Application Processor (AP) 02, Battery 03, MOS tube 04, Drive circuit 05, USB socket 06 , Data line 07 and adapter 08 constitute.
  • MCU Microcontroller Unit
  • AP Application Processor
  • Battery 03 Battery 03
  • MOS tube 04 Drive circuit 05
  • USB socket 06 USB socket 06
  • Data line 07 and adapter 08 constitute.
  • the drive voltage generated by the drive circuit 05 in Figure 1 is the superposition of the voltage VBUS output by the adapter 08 and the VCLK output by the MCU01.
  • the drive circuit 05 is controlled by the MCU01 to control the on and off of the MOS tube 04 to achieve fast Entry and exit of charging.
  • the fast charging high current can usually be shunted by increasing the fast charging channels, thereby reducing the temperature rise of the channel devices, and reducing the design requirements for the channel impedance and reducing the design difficulty , Such as line width and line diameter can be reduced.
  • the design of each fast charging path is designed according to the standard of one-half of the total current. Once one of the fast charging paths is blocked due to the virtual soldering of the device or the abnormal connection, Then all the current will flow to the other remaining path, so that the other path will be very hot, or even overheating.
  • the present application provides an embodiment of a charging circuit.
  • the circuit includes: a fast charging path 10, a conduction control circuit 11, and a switch control circuit 12;
  • the fast charging path 10 includes at least two parallel transistor paths 101;
  • Each transistor path 101 is respectively connected to the switch control circuit 12;
  • each transistor path includes at least one transistor;
  • the first pole of the transistor in the transistor path is connected to the energy storage device V1 of the device to be charged, and the second pole of the transistor in the transistor path is connected Charging interface V2;
  • the control electrode of the transistor in the transistor path is respectively connected to the switch control circuit 12 and the conduction control circuit 11;
  • the conduction control circuit 11 is used to control the conduction state of each transistor path according to the switch state of the switch control circuit 12, and
  • When one of the transistor paths in the fast charge path is individually turned on, it is detected whether the transistor path in the on state is normal, and the working state of the fast charge path 10 is controlled according to the detection result.
  • the device to be charged refers to an electronic device that needs to be charged, such as various personal computers, notebook computers, smart phones, tablet computers, and portable wearable devices, which are not limited in this embodiment.
  • the energy storage device V1 of the device to be charged represents the energy storage device of the electronic device that needs to be charged, such as a rechargeable battery of the electronic device.
  • the charging interface V2 represents an interface that can be connected to a power supply device when the device to be charged is charged.
  • the power supply device may include a power adapter, a power bank, etc., which is not limited in this embodiment.
  • the charging circuit includes two modes: working state and non-working state.
  • working state When the charging circuit is in working state, the fast charging path needs to be in the conducting state, and it can be realized when the fast charging path is conducting. Charging of the device to be charged.
  • a way to conduct the fast charge path is provided.
  • the conduction control circuit 11 provides a conduction voltage for the fast charge path 10 when the switch control circuit 12 is turned off; when the fast charge path 10 is in the on state, After the power supply device is connected to the charging interface V2, the current is transferred to the energy storage device through the fast charging path 10.
  • the fast charge path includes at least two parallel transistor paths, and each transistor path is connected to the switch control circuit.
  • the fast charge path is turned on and all parallel transistor paths are turned on, as shown in Figure 2.
  • each transistor path is connected to the switch control circuit.
  • the conduction control The circuit can provide a turn-on voltage for each transistor path, so that each transistor path is in a conductive state.
  • the conduction control circuit can provide the conduction voltage for the transistor paths connected to each switch control circuit when each switch control circuit is turned off. In this way, all transistor paths in the fast charge path can be controlled in conduction.
  • the power supply device transmits the current to the energy storage device through the fast charging path to complete the charging of the device to be charged.
  • the transistor path includes the first transistor M1 and the second transistor M2, and the first electrode of the first transistor M1 is connected to the energy storage device V1 of the device to be charged, and the second transistor M1 is The two poles are connected to the second pole of the second transistor M2; the first pole of the second transistor M2 is connected to the charging interface V2; the control pole of the first transistor M1 and the control pole of the second transistor M2 are connected to the switch control circuit 12.
  • each transistor path includes the first transistor and the second transistor; the fast charge path is turned on, and all the parallel transistor paths are turned on, that is, the first transistor and the first transistor in each transistor path are required to be turned on, as shown in the figure
  • the first electrode of the first transistor is connected to the energy storage device of the device to be charged
  • the second electrode of the first transistor is connected to the second electrode of the second transistor
  • the first electrode of the second transistor is connected Charging interface
  • the control electrode of the first transistor and the control electrode of the second transistor are connected to the switch control circuit.
  • the turn-on control circuit can provide turn-on voltage for the first transistor and the second transistor, so that the first transistor and the second transistor are both turned on. status.
  • the fast charging path is formed by parallel transistor paths, which can reduce the impedance of the fast charging path, and at least two parallel transistor paths are adopted, which increases the number of transistors and also increases the heat dissipation area, which further promotes
  • the heat of the entire fast charging path is reduced, which can greatly reduce the heat of the whole machine.
  • the impedance of a single transistor is R and the impedance of a transistor path is 2*R
  • the impedance of two parallel transistor paths is R, which is equivalent to using two parallel transistor paths in the fast charge path to replace the original
  • the total heat generation of the fast charging path can be changed from I*I*2*R to I*I*R. In this way, the total heat generation is reduced to half of the previous one, and the heat of the entire fast charging path will be reduced even more. many.
  • the conduction control circuit can detect whether each transistor path is normal by controlling the conduction state of each transistor path, and control the working state of the fast charging path according to the detection result. Provides a way for a conduction control circuit to control the fast charge path according to the detection result.
  • the conduction control circuit is used to control the conduction of the fast charge path if all transistor paths are normal; if any transistor path is abnormal , The fast charge path is controlled to be cut off.
  • the conduction control circuit detects that all transistor paths in the fast charge path are normal, the fast charge path is provided with a conduction voltage, so that the fast charge path is turned on to realize the charging of the device to be charged. If any transistor path is abnormal in the fast charging path, the fast charging path is controlled to be cut off. At this time, if the device to be charged needs to be charged, it will switch to normal charging. For example, as shown in Figure 3a, a Normal charging diagram.
  • the controller controls the duty cycle and frequency of the transistor MOSFET1 and the transistor MOSFET2 to adjust the output voltage, and step down the VBUS voltage to the VBAT voltage (where VBUS>VBAT )
  • the fast charging path of this application does not have the transistor MOSFET2 and the inductor L in the circuit diagram, so VBUS and VBAT are directly connected through the transistor MOSFET1.
  • VBUS is approximately equal to the VBAT voltage, which is equivalent to Without stepping down the VBUS voltage, there is no efficiency loss without stepping down, thereby improving the charging efficiency.
  • the impedance of the entire fast charging path can be reduced, thereby reducing the heat generation of the fast charging path, and in the charging circuit, A switch control circuit is connected to each transistor path.
  • one of the transistor paths in the fast charging path can be controlled according to the working state of the switch control circuit.
  • the conduction control circuit 11 is used to control one of the transistor paths 101 in the fast charge path 10 to be in the conduction state, and the other transistor paths 101 are in the conduction state.
  • the current of the transistor path 101 in the on state is detected, and based on the current, it is determined whether the transistor path 101 in the on state is normal.
  • the conduction control circuit when the conduction control circuit detects whether each transistor path is normal, it can individually control one transistor path to conduct in turn. When the other transistor paths are in the off state, the current passing through each transistor path is based on the value of the current. In case, the conduction control circuit can determine whether the transistor path corresponding to the current is normal.
  • the switch control circuit 12 includes a second transistor path.
  • a switch control sub-circuit 121 and a second switch control sub-circuit 122 the first transistor path 101 is connected to the first switch control sub-circuit 121; the second transistor path 102 is connected to the second switch control sub-circuit 122; the conduction control circuit 11 , Used to provide a turn-on voltage for the fast charging path 10 when the first switch control sub-circuit 121 and the second switch control sub-circuit 122 are both turned off, and to detect the first current value I1 currently passing through the fast charging path 10; , The first current value I1 is less than or equal to the maximum withstand current of each transistor path; the conduction control circuit 11 is used for the first switch control circuit when the first switch control sub-circuit 121 is turned off and the second switch control sub-circuit 122 is turned on.
  • the transistor path 101 provides a turn-on voltage and obtains the second current value I2 currently passing through the path of the first transistor 101; or, the turn-on control circuit 11 turns on the first switch control sub-circuit 121 and turns off the second switch control sub-circuit 122 When off, the second transistor path 102 is provided with a turn-on voltage, and the third current value I3 passing through the second transistor path 102 is obtained; the difference between the first current value I1 and the second current value I2 of the turn-on control circuit When the value is less than the preset current threshold, it is determined that the first transistor path 101 is normal; or, when the difference between the first current value I1 and the third current value I3 is less than the preset current threshold, the conduction control circuit 11 determines the second The transistor path 102 is normal.
  • the conduction control circuit when the conduction control circuit starts fast charging for the device to be charged, when the first switch control sub-circuit and the second switch control sub-circuit are both in the off state, the conduction control circuit is the first transistor path and The second transistor path provides a turn-on voltage, that is, both transistor paths in the fast charging path are turned on at this time, and the turn-on control circuit detects the first current value currently passing through the fast charging path.
  • the turn-on voltage provided by the turn-on control circuit needs to be controlled. After the turn-on voltage is applied to each transistor path, the first current value generated by each transistor path cannot be greater than the maximum withstand current of each transistor path. In order to ensure that each transistor path is not burned out during the charging process.
  • the turn-on control circuit can provide a smaller turn-on voltage for the first transistor path and the second transistor path, and then detect the current passing through each transistor path at this time, or detect the current passing through the entire transistor path at this time.
  • the current in the charging path can be used.
  • the conduction control circuit calculates the difference between the first current value and the second current value, if the difference between the first current value and the second current value is less than the preset value Set the current threshold, it is determined that the first transistor path is normal.
  • the allowable range value of the current represented by the preset current threshold such as 0.2A and 0.5A, can be determined according to actual conditions.
  • the same method is used to detect the second transistor path, that is, when the first switch control sub-circuit is turned on and the second switch control sub-circuit is turned off, only the second transistor path is provided with the same Turn on the voltage, and detect the third current value passing through the second transistor path, compare whether the difference between the first current value and the third current value is less than the preset current threshold, if it is less, it means the second transistor path is normal .
  • the conduction control circuit switches the two transistor paths into one transistor path, under normal circumstances, the current of one transistor path and the current of the two transistor paths should not change much, that is, it can be smaller.
  • the charging current of the fast charging path becomes smaller A lot, and the charging current is the current of transistor path 1, it means that transistor path 1 is abnormal, and fast charging must be stopped to ensure safety; if the current current is greater than 1.5, it means that the charging current of the fast charging path has not decreased too much, and its change Within the normal range, it means that the transistor path 1 is normal. Similarly, continue to test transistor path 2. If both transistor path 1 and transistor path 2 are normal, continue to perform fast charging for the device to be charged. In this embodiment, the normality or abnormality of each transistor path in the fast charge path is detected through the conduction control circuit during the fast charge start phase. Only when all transistor paths are normal, the fast charge path is considered normal, otherwise it is considered The fast charging path is abnormal, and the detection method can effectively avoid accidents during the fast charging process, and ensure the safe progress of fast charging.
  • the turn-on control circuit in the above charging circuit will be described below. It should be noted that the following embodiments all take two transistors included in the transistor path, that is, the first transistor and the second transistor, as examples.
  • the input terminal of the conduction control circuit 11 is connected to the charging interface V2 and the clock signal interface SW, and the output terminal of the conduction control circuit is connected to the first transistor M1 and the second transistor in the transistor path.
  • both the clock signal interface and the switch signal interface can be set on the controller of the device to be charged.
  • the controller detects that the external power supply device is charging the energy storage device through the charging interface, it outputs a clock signal from the clock signal interface.
  • the switch signal is output from the switch signal terminal.
  • the controller is a hardware device that provides clock signals and switching signals.
  • the clock signal output by the controller is provided to the conduction control circuit, and the switching signal output by the controller is provided to the switching control circuit.
  • the controller may be an existing device to be charged
  • the controller can also be a specially set controller.
  • the clock signal interface and the switch signal interface can also be set in other positions, which are not limited in the embodiment of the present application, and can be set according to actual conditions.
  • the switch control circuit receives the switch signal and is turned on to ground the control electrodes of the first transistor and the second transistor.
  • the gate voltages of the first transistor and the second transistor are 0V
  • the first transistor and the second transistor are both cut off, that is, the transistor paths are cut off
  • each transistor path is composed of at least two parallel transistor paths, and the entire fast charge path is also in the cut-off state.
  • the switch control circuit When the charging circuit is in the working state, the switch control circuit receives the switch signal and turns off, and then the conduction control circuit provides conduction voltage for the first transistor and the second transistor when the switch control circuit is turned off, the first transistor and the second transistor
  • the transistors are all turned on, that is, the transistor path is turned on, and the entire fast charging circuit is also in the on state, and the external power supply device can charge the energy storage device through the fast charging circuit through the charging interface.
  • the parallel transistor paths can reduce the impedance of the entire fast charging path, the heat of the charging circuit can be reduced.
  • an independent conduction control circuit can be connected to each transistor path in the fast charging path 10 to facilitate individual control of each transistor path.
  • the above charging circuit includes a plurality of conduction control circuits, and different conduction control circuits are connected to different transistor paths. Among them, if different transistor paths are connected to different conduction control circuits, the connection method is the same as the above, that is, the input end of each conduction control circuit is connected to the charging interface and the clock signal interface, and the output end is connected to the first transistor in the corresponding transistor path. And the control electrode of the second transistor to facilitate the control of the transistor path.
  • the conduction control circuit 11 includes a charging signal input unit 111, a clock signal input unit 112, and a signal processing unit 113; a charging signal input unit
  • the input terminal of 111 is connected to the charging interface V2, and the output terminal is connected to the input terminal of the signal processing unit 113;
  • the input terminal of the clock signal input unit 112 is connected to the clock signal interface CLK, and the output terminal is connected to the input terminal of the signal processing unit 113;
  • the output terminal is connected to the control electrodes of the first transistor M1 and the second transistor M2 in the transistor path 101;
  • the charging signal input unit 111 is used to input the charging signal to the signal processing unit 113;
  • the clock signal input unit 112 is used to input the clock signal To the signal processing unit 113;
  • the signal processing unit 113 is used to provide a turn-on voltage for the transistor path 101 according to the charging signal and the clock signal.
  • the charging signal input unit when the charging circuit is in the working state, receives the charging signal, and then transmits the charging signal to the signal processing unit.
  • the external power supply device When the charging circuit is in a non-working state, the external power supply device does not input a charging signal through the charging interface, and the charging signal input unit does not work.
  • the input end of the clock signal input unit is connected to the clock signal interface, and the output end is connected to the input end of the signal processing unit.
  • the clock signal input unit receives the clock signal and inputs the clock signal to the signal processing unit, When the charging circuit is in a non-working state, the clock signal input unit does not work.
  • the input terminal of the signal processing unit is connected to the output terminal of the charging signal input unit and the output terminal of the clock signal input unit, and the output terminal of the signal processing unit is connected to the control electrodes of the first transistor and the second transistor.
  • the signal processing unit receives the charging signal and the clock signal, processes the charging signal and the clock signal, and inputs the processed signal to the control electrodes of the first transistor and the second transistor, thereby providing conduction for the first transistor and the second transistor. On-voltage. When the charging circuit is in a non-working state, and the signal processing unit does not receive the charging signal and the clock signal, the signal processing unit does not work.
  • the charging signal input unit, the clock signal input unit and the signal processing unit are used to control the turn-on and turn-off of the transistor path in the fast charging path, so as to control the normal operation of the entire fast charging path and realize effective operation The device to be charged is charged quickly.
  • the charging signal input unit includes an anti-backflow subunit and a filtering subunit; wherein the anti-backflow subunit is used to prevent the charging voltage from backflowing; the filtering subunit is used to filter out noise signals that enter with the charging voltage.
  • the input end of the anti-backflow subunit is connected to the output end of the filtering subunit, and the output end of the anti-backflow subunit is connected to the input end of the signal processing unit; wherein, the input end of the filtering subunit is connected to the charging interface.
  • a specific embodiment is provided. As shown in FIG.
  • the charging signal input unit 111 includes a first resistor R1, a first diode D1, and a first capacitor C1; one end of the first resistor R1 is connected to the charging device.
  • the other end of the interface V2 is connected to the anode of the first diode D1 and one end of the first capacitor C1; the cathode of the first diode D1 is connected to the input end of the signal processing unit 113; the other end of the first capacitor C1 is grounded.
  • the clock signal input unit 112 includes a second capacitor C2; one end of the second capacitor C2 receives the clock signal, and the other end is connected to the input end of the signal processing unit 113.
  • the signal processing unit 113 includes a second diode D2, a second resistor R2, a third capacitor C3, and a third resistor R3; the anode of the second diode D2 is connected to the output terminal of the charging signal input unit 111 and the clock At the output end of the signal input unit 112, the cathode is connected to one end of the second resistor R2 and one end of the third capacitor C3; the other end of the second resistor R2 is connected to the control electrodes of the first transistor M1 and the second transistor M2; the third capacitor C3 The other end is grounded; one end of the third resistor R3 is connected to the control electrodes of the first transistor M1 and the second transistor M2 in the transistor path 101, and the other end is grounded.
  • the charging voltage input by the external power supply device through the charging interface is input from one end of the first resistor, and then added to the node J1 through the first diode, that is, the charging signal is input to the signal processing unit.
  • the function of the first diode D1 is to prevent backflow, and the first resistor R1 and the first capacitor C1 form a filter circuit, which can filter out the noise signal input along with the charging voltage.
  • the clock signal is input from one end of the second capacitor C2, and the other end of the second capacitor C2 is added to the node J1, that is, the clock signal is input to the signal processing subunit 1113.
  • the function of the second capacitor C2 is to store energy and filter.
  • the anode of the second diode D2 is connected to the node J1, and the cathode is connected to one end of the second resistor R2 and one end of the second capacitor C2.
  • the charging signal and the clock signal on the node J1 are input from the anode of the second diode D2 and subjected to superposition processing to obtain a processed signal.
  • the processed signal is applied to the node J2 through the second resistor R2, which provides a turn-on voltage for the first transistor M1 and the second transistor M2, so that the first transistor M1 and the second transistor M2 are turned on.
  • the transistor path can be effectively controlled on and off, so as to realize the rapid charging of the device to be charged.
  • the above-mentioned switch control circuit includes a plurality of parallel switch control sub-circuits, and each switch control sub-circuit is connected to a corresponding transistor path; wherein, the conduction control circuit is used to control the corresponding transistor path to conduct through each switch control sub-circuit State;
  • the internal structure of each switch control sub-circuit is the same, and multiple switch control sub-circuits constitute a switch control circuit.
  • FIG. 8 For the internal structure of each switch control sub-circuit, please continue to refer to FIG. 8.
  • each switch control sub-circuit includes a third transistor M3 and a third diode D3; a third transistor
  • the control electrode of M3 is connected to the switch signal terminal, the source of the third transistor M3 is connected to the anode of the third diode D3, and the drain of the third transistor M3 is connected to the first transistor M1 and the second transistor in the corresponding transistor path of the switch control sub-circuit.
  • the control electrode of the transistor M2; the cathode of the third diode D3 is grounded.
  • the control electrode of the third transistor M3 is connected to the switch signal terminal SW.
  • the switch signal output by the switch signal terminal SW turns off the third transistor M3, and the conduction control unit 111 provides the conduction voltage for the first transistor M1 and the second transistor M2.
  • the external power supply device starts to charge the energy storage device V1 through the charging interface V2.
  • the switching signal output by the switching signal terminal SW turns on the third transistor M3. Since the source of the third transistor M3 is grounded through the third diode D3, the drain of the third transistor M3 is connected The control electrode of the second transistor M2.
  • the third transistor M3 when the third transistor M3 is turned on, the drain voltage of the third transistor M3 is 0V, and the control electrode voltage of the first transistor M1 and the second transistor M2 is 0V, that is, the first transistor M1 and the second transistor M2 are turned off, and the fast charging circuit is turned off.
  • the external power supply device does not charge the energy storage device V1 through the charging interface V2.
  • the charging circuit provided in this embodiment, the on and off of the fast charging path can be effectively controlled.
  • the charging circuit further includes a protection circuit 13, wherein the input terminal of the protection circuit 13 is connected to the charging interface V2, and the output terminal is connected to the first transistor M1 and the second transistor M1 in the transistor path 101.
  • the control electrode of the transistor M2 is used to prevent the transistor in the transistor path from entering a negative voltage.
  • the protection circuit 13 includes a fourth transistor M4, a fifth transistor M5, and a fourth resistor R4; the control electrode of the fourth transistor M4 is connected to the control electrode of the fifth transistor M5 and the fourth transistor M5.
  • the source of the fourth transistor M4 is connected to the charging interface V2, the drain of the fourth transistor M4 is connected to the drain of the fifth transistor M5; the source of the fifth transistor M5 is connected to the first transistor M1 and the first transistor M1 in the transistor path 101 The control electrode of the second transistor M2; the other end of the fourth resistor R4 is grounded.
  • the protection circuit is used to prevent the transistors in the transistor path from entering negative voltage, that is, the protection unit 13 can prevent the negative voltage from being input to the first transistor M1 and the second transistor M2, and avoid the impact on the first transistor M1 and the second transistor M2.
  • the transistor M2 causes damage.
  • the fourth transistor M4 and the fifth transistor M5 are turned on to prevent the negative voltage from being input to the control electrode of the second transistor M2.
  • the protection unit can protect the first transistor M1 and the second transistor M2, that is, the entire fast charging path is protected, and then the entire charging circuit is protected.
  • the above-mentioned charging circuit also includes a step-down circuit; wherein the input end of the step-down circuit is connected to the first pole of the transistor in the transistor path, and the output end is connected to the energy storage device of the device to be charged; wherein the step-down circuit is used to The voltage output by the transistor path is stepped down.
  • the structure of the step-down circuit may be a circuit with a buck architecture, or a step-down circuit with an LDO (Low dropout regulator, low dropout linear regulator) architecture, which is not limited in this embodiment.
  • LDO Low dropout regulator, low dropout linear regulator
  • this application provides an embodiment. If the first pole of the first transistor M1 is sourced, the second pole of the first transistor M1 is drained; if The first electrode of the second transistor M2 has a source, and the second transistor M2 has a drain. Optionally, in another embodiment, if the first electrode of the first transistor M1 has a drain, the second electrode of the first transistor M1 is a source; if the first electrode of the second transistor M2 has a drain, the second The second electrode of the transistor M2 is the source.
  • the drain of the first transistor M1 is connected to the energy storage device V1, the source of the first transistor M1 is connected to the source of the second transistor M2, and the drain of the second transistor M2 is connected to the charging interface V2; or, the first transistor M1 The source is connected to the energy storage device V1, the drain of the first transistor M1 is connected to the drain of the second transistor M2, and the source of the second transistor M2 is connected to the charging interface V2.
  • the control circuit 11 provides the turn-on voltage for the first transistor M1 and the second transistor M2, the first transistor M1 and the second transistor M2 are both turned on, and the external power supply device is used as a storage device through the first transistor M1 and the second transistor M2 through the charging interface V2. Can be charged by device V1.
  • the first transistor M1 and the second transistor M2 are both NMOS transistors.
  • the present application also provides a charging chip, which includes the charging circuit provided in any of the above embodiments. That is, any of the charging circuits provided in the foregoing embodiments can be applied to the charging chip, where the charging chip can be applied to any electronic device to realize rapid charging of the electronic device.
  • an embodiment of the present application also provides a terminal 12, which includes the charging circuit provided in the foregoing embodiment, or further includes a charging chip made by the foregoing charging circuit.
  • the terminal 12 The distance between the transistor paths in the charging path is greater than the preset distance threshold.
  • the fast charge path includes the first transistor path 101 and the second transistor path 102
  • the first transistor path 101 is provided in the circuit board area 13 of the terminal
  • the second transistor path 102 is provided in the circuit board of the terminal.
  • the main board area may be a circuit board equipped with core chips such as processors and communication modules
  • the small board may be a subsidiary board of the main board ,
  • the charging circuit in the above embodiment can be made into a chip and used in any kind of terminal.
  • the terminal is an electronic device that needs electricity.
  • the fast charging path of the charging circuit is The distance between the paths of the transistors can be greater than the preset distance threshold.
  • the distance between the paths of the transistors is not limited in this embodiment. It can be a distance calculated based on the center point of each transistor path, or it can be based on the edge
  • the distance calculated for the standard can be determined according to the actual application, as long as it is ensured that the paths of the transistors are distributed in the terminal.
  • the fast charge path of the terminal includes two parallel transistor paths, that is, the fast charge path includes a first transistor path and a second transistor path, and the first transistor path is set in the main board area of the circuit board of the terminal, The second transistor path is arranged in the small main board area of the circuit board of the terminal. In this way, distributing the transistor paths in the terminal can effectively disperse the heat of the fast charging path and further reduce the heat of the terminal.
  • this embodiment provides a charging system 15.
  • the charging system 15 includes a power adapter 17 and a terminal 12 as in the above embodiment; the power adapter is used through the USB port 121 of the terminal. Terminal charging.
  • the charging interface of the terminal is a USB port
  • the first pole of the second transistor M2 of the charging circuit can be connected to a power adapter through the USB port, so that the power adapter can charge the terminal.
  • the charging system includes a terminal and a power adapter, and the power adapter charges the terminal through the USB port of the mobile terminal. Since the above-mentioned terminal can reduce the heat of the electronic device by means of fast charging channels and distributed settings, the problem of serious heating of the entire charging system when the power adapter is charging the terminal is avoided.
  • an embodiment of the present application also provides a circuit control method, which is applied to the charging circuit provided in any of the foregoing embodiments.
  • the circuit detection method is the foregoing charging circuit The method used in the working process.
  • the detailed process of the circuit detection method in this embodiment is the same as the detection process described in the above-mentioned charging circuit. Therefore, the detection process will not be repeated in the circuit detection method embodiment in this application.
  • the method includes:
  • S101 Control the conduction state of each transistor path according to the switch state of the switch control circuit, and detect whether the transistor path in the conduction state is normal when one of the fast charge paths is individually turned on.
  • S102 Control the working state of the fast charging path according to the detection result; wherein the fast charging path includes at least two parallel transistor paths, and each transistor path is respectively connected to a switch control circuit.
  • the circuit control method provided by the foregoing embodiment has an implementation principle and technical effect similar to the foregoing embodiment of the charging circuit, and will not be repeated here.
  • a possible implementation of S101 includes: sequentially controlling one of the transistor paths in the fast charge path to be turned on and other transistor paths to be turned off, detecting the current passing through each transistor path, and determining each transistor path according to the current Is it normal?
  • the fast charge path includes a first transistor path and a second transistor path
  • the switch control circuit includes a first switch control sub-circuit and a second switch control sub-circuit, the first transistor path and the first switch control sub-circuit Circuit connection
  • the second transistor path is connected to the second switch control sub-circuit; as shown in Figure 13, the implementation of S101 above specifically includes:
  • circuit control method provided by the foregoing embodiment has implementation principles and technical effects similar to those of the foregoing embodiment of the charging circuit, and will not be repeated here.
  • the above step S102 includes: if all transistor paths are normal, control all transistor paths in the fast charge path to be turned on; if any transistor path is abnormal, control all transistor paths in the fast charge path to be turned off .
  • circuit control method provided by the foregoing embodiment has implementation principles and technical effects similar to those of the foregoing embodiment of the charging circuit, and will not be repeated here.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)

Abstract

La présente invention concerne un circuit de charge, une puce de charge, une borne et un procédé de commande de circuit ; lorsqu'au moins deux trajets de transistor connectés en parallèle sont utilisés dans le trajet de charge rapide, l'impédance de la totalité du trajet de charge rapide peut être réduite, ce qui permet de réduire la quantité de chaleur générée par le trajet de charge rapide. En outre, dans le présent circuit de charge, un circuit de commande de commutateur est connecté à chaque trajet de transistor ; avant de charger un dispositif à charger, lors de la commande indépendante de l'un des trajets de transistor dans le trajet de charge rapide pour conduire sur la base de l'état de fonctionnement du circuit de commande de commutation, détecter si l'état de conduction du trajet de transistor est normal, puis, sur la base du résultat de détection, commander l'état de fonctionnement du trajet de charge rapide. Ainsi, l'état du trajet de charge rapide peut être détecté tout en réduisant la chaleur du trajet de charge rapide, ce qui augmente considérablement la sécurité de la charge rapide, de telle sorte qu'un dispositif électronique peut être chargé rapidement en toute sécurité et la chaleur générée dans le processus de charge du dispositif électronique peut être réduite.
PCT/CN2020/106778 2019-08-16 2020-08-04 Circuit de charge, puce de charge, borne et procédé de commande de circuit WO2021031842A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910758433.6A CN112398186B (zh) 2019-08-16 2019-08-16 充电电路、充电芯片、终端和电路控制方法
CN201910758433.6 2019-08-16

Publications (1)

Publication Number Publication Date
WO2021031842A1 true WO2021031842A1 (fr) 2021-02-25

Family

ID=74601970

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/106778 WO2021031842A1 (fr) 2019-08-16 2020-08-04 Circuit de charge, puce de charge, borne et procédé de commande de circuit

Country Status (2)

Country Link
CN (1) CN112398186B (fr)
WO (1) WO2021031842A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116846039A (zh) * 2023-08-30 2023-10-03 浙江大华技术股份有限公司 充放电装置、方法、设备和存储介质

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113689814B (zh) * 2021-08-17 2023-12-22 Tcl华星光电技术有限公司 驱动电路
CN117713266A (zh) * 2023-06-27 2024-03-15 荣耀终端有限公司 一种控制方法、电子设备和存储介质

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104283283A (zh) * 2014-10-27 2015-01-14 深圳市中兴移动通信有限公司 一种移动终端及其降低快充电池充电发热的电路
CN106169787A (zh) * 2016-09-21 2016-11-30 联想(北京)有限公司 一种电子设备
CN107733026A (zh) * 2017-10-30 2018-02-23 广东欧珀移动通信有限公司 一种负压保护电路、usb充电电路及终端设备
WO2019111872A1 (fr) * 2017-12-04 2019-06-13 株式会社Gsユアサ Dispositif de commande de charge, dispositif de stockage d'électricité, et procédé de charge

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104935030A (zh) * 2015-05-08 2015-09-23 小米科技有限责任公司 充电电路、电子设备和充电方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104283283A (zh) * 2014-10-27 2015-01-14 深圳市中兴移动通信有限公司 一种移动终端及其降低快充电池充电发热的电路
CN106169787A (zh) * 2016-09-21 2016-11-30 联想(北京)有限公司 一种电子设备
CN107733026A (zh) * 2017-10-30 2018-02-23 广东欧珀移动通信有限公司 一种负压保护电路、usb充电电路及终端设备
WO2019111872A1 (fr) * 2017-12-04 2019-06-13 株式会社Gsユアサ Dispositif de commande de charge, dispositif de stockage d'électricité, et procédé de charge

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116846039A (zh) * 2023-08-30 2023-10-03 浙江大华技术股份有限公司 充放电装置、方法、设备和存储介质
CN116846039B (zh) * 2023-08-30 2024-02-20 浙江大华技术股份有限公司 充放电装置、方法、设备和存储介质

Also Published As

Publication number Publication date
CN112398186B (zh) 2023-01-03
CN112398186A (zh) 2021-02-23

Similar Documents

Publication Publication Date Title
WO2021031842A1 (fr) Circuit de charge, puce de charge, borne et procédé de commande de circuit
JP5791007B2 (ja) 電力供給の装置および方法ならびにユーザ装置
US9337661B2 (en) Power management system and method
US9509160B2 (en) Fast charging terminal
JP2021093907A (ja) バッテリ、端末、および充電システム
CN105426332B (zh) 通讯接口电路、便携式电子设备及电子系统
CN106207296B (zh) 充电方法
WO2013097381A1 (fr) Terminal mobile et dispositif de charge et procédé correspondant
CN107332208A (zh) 一种保护电路,主板保护方法及终端
JP2018121516A (ja) バッテリへの電力供給の制御
JP2015211541A (ja) 充電回路、パワーマネージメント回路、およびそれを用いた電子機器
CN105811493A (zh) 电源电路及其放电方法、对其进行充电的方法、控制器
CN103403643B (zh) 充放电管理装置及移动终端
CN107240940A (zh) Usb连接器放电方法及电路
JP6553346B2 (ja) 過電流検出回路およびそれを利用したusb給電装置、電子機器、過電流検出方法
KR20180033452A (ko) 전력 어댑터, 단말기 장치, 충전 시스템 및 충전 방법
JP5767302B2 (ja) バッテリー管理装置のバッテリー管理回路
CN105207279A (zh) 充放电电路和移动终端
CN112117785B (zh) 充电电路、充电芯片、移动终端及充电系统
WO2021023293A1 (fr) Circuit de charge, puce de charge, terminal et système de charge
EP3258567B1 (fr) Appareil et procédé de détection de boucle automatique pour un dispositif de charge
US10819130B2 (en) Mobile charge/discharge device
US20140247015A1 (en) Battery of portable electronic device and operating method thereof
EP4228120A1 (fr) Système d'alimentation, procédé de charge et procédé de décharge
JP2018511876A (ja) モバイル端末の拡張ベース、および拡張ベースのための電源管理方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20854173

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20854173

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 20854173

Country of ref document: EP

Kind code of ref document: A1