WO2021031268A1 - 显示面板的驱动方法 - Google Patents

显示面板的驱动方法 Download PDF

Info

Publication number
WO2021031268A1
WO2021031268A1 PCT/CN2019/106281 CN2019106281W WO2021031268A1 WO 2021031268 A1 WO2021031268 A1 WO 2021031268A1 CN 2019106281 W CN2019106281 W CN 2019106281W WO 2021031268 A1 WO2021031268 A1 WO 2021031268A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel unit
substrate
transistor
display panel
data signal
Prior art date
Application number
PCT/CN2019/106281
Other languages
English (en)
French (fr)
Inventor
赵丽
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Publication of WO2021031268A1 publication Critical patent/WO2021031268A1/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3607—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals for displaying colours or for displaying grey scales with a specific pixel layout, e.g. using sub-pixels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix

Definitions

  • the present disclosure relates to the field of display devices, in particular to a driving method of a display panel.
  • the vertical alignment (VA) display mode has become a common display mode for large-size liquid crystal display devices due to its advantages such as high contrast and no rubbing alignment.
  • the VA mode achieves different transmittances by causing the liquid crystal to tilt to different degrees, and then display the screen.
  • a photo spacer (PS) is provided in the display area of the display panel, which is mainly used to support the upper and lower substrates.
  • spacers include two types: primary spacer and secondary spacer.
  • the function of the main spacer is to support the upper and lower substrates to separate the two substrates (cell gap) remains at a specific value.
  • the role of the secondary spacer is to assist support, and the height of the secondary spacer is lower than the height of the main spacer. When the display panel is pressed, the secondary spacer plays a supporting role.
  • the color filter layer integrated thin film transistor array substrate (color filter on array, COA) technology refers to fabricating a color filter layer (color filter, CF) on the array substrate.
  • the film thickness of blue color resist is usually higher than that of red and green color resists.
  • the main spacer is set in the pixel corresponding to the blue color resist, and the secondary spacer is set in the pixel corresponding to the red and green color resist .
  • spacers will be formed at the corresponding position of the thin film transistor (TFT).
  • the main spacer is always in a compressed state after the box is formed, that is, the main spacer will continue to press the TFT.
  • FIG. 1 shows the corresponding curve diagram of the voltage and current of the TFT of the display panel in the prior art.
  • Curve 11 represents a corresponding graph of voltage and current corresponding to the TFT provided with the primary spacer above
  • curve 12 represents the corresponding graph of voltage and current corresponding to the TFT provided with the secondary spacer above. It can be seen from FIG. 1 that the pressure applied by the main spacer will cause significant changes in the electrical properties of the TFT corresponding to the blue pixel, which in turn causes the display effect of the blue pixel to be different from that of other color pixels, resulting in a decrease in the quality of the display panel.
  • the purpose of the present disclosure is to provide a driving method of a display panel, which reduces the TFT of the pixel unit caused by the pressure applied by the main spacer by changing the data signal of the pixel unit where the main spacer is located.
  • the electrical change of the pixel unit avoids the difference between the display effect of the pixel unit and other pixels.
  • the present disclosure provides a driving method of a display panel, wherein the display panel includes a first pixel unit for displaying a first color and a second pixel unit for displaying a second color, and the first pixel unit A pixel unit and the second pixel unit are connected to a first gate line, and the first pixel unit and the second pixel unit are respectively connected to adjacent first and second data lines, wherein
  • the driving method includes: inputting a gate signal to the first gate line to sequentially turn on a first transistor of the first pixel unit and a second transistor of the second pixel unit; When the first transistor of the unit is turned on, input a first data signal to the first pixel unit to charge the first pixel unit; and when the second transistor of the second pixel unit is turned on , Input a second data signal to the second pixel unit to charge the second pixel unit, wherein the integral area of the waveform of the first data signal is greater than the integral area of the waveform of the second data signal, and The initial charging voltage value of the first data
  • the end charging voltage value of the first data signal is equal to the end charging voltage value of the second data signal.
  • the conduction time of the first transistor of the first pixel unit is equal to the conduction time of the second transistor of the second pixel unit.
  • the display panel includes a first substrate, a second substrate disposed opposite to the first substrate, and a first substrate disposed between the first substrate and the second substrate.
  • a spacer and a second spacer wherein one end of the first spacer is disposed on the first substrate and the other end is in contact with the second substrate, and one end of the second spacer is disposed on the On the first substrate and the other end is separated from the second substrate by a distance.
  • the orthographic projection of the first spacer on the first substrate corresponds to the first transistor of the first pixel unit
  • the second The orthographic projection of the spacer on the first substrate corresponds to the second transistor of the second pixel unit.
  • the first substrate includes a pixel array layer and a color filter layer
  • the pixel array layer includes the first transistor and the second transistor
  • the color filter layer It is arranged on the pixel array layer, and the corresponding ends of the first spacer and the second spacer are connected to the color filter layer.
  • the color filter layer includes blue color resist, red color resist, and green color resist
  • the first pixel unit corresponds to the blue color resist
  • the second pixel The unit corresponds to the red color resistance or the green color resistance.
  • the present disclosure also provides a driving method of a display panel.
  • the display panel includes a first pixel unit for displaying a first color and a second pixel unit for displaying a second color, wherein the driving method includes: inputting a gate signal To the first pixel unit and the second pixel unit to turn on the first transistor of the first pixel unit and the second transistor of the second pixel unit; in the first pixel unit When the first transistor is turned on, input a first data signal to the first pixel unit to charge the first pixel unit; and when the second transistor of the second pixel unit is turned on, input a second The data signal is sent to the second pixel unit to charge the second pixel unit, wherein the integration area of the waveform of the first data signal is greater than the integration area of the waveform of the second data signal.
  • the initial charging voltage value of the first data signal is greater than the initial charging voltage value of the second data signal.
  • the end charging voltage value of the first data signal is equal to the end charging voltage value of the second data signal.
  • the time for the first pixel unit to receive the first data signal for charging is longer than the time for the second pixel unit to receive the second data signal for charging.
  • the conduction time of the first transistor of the first pixel unit is equal to the conduction time of the second transistor of the second pixel unit.
  • the first pixel unit and the second pixel unit are connected to a first gate line, and the first pixel unit and the second pixel unit are respectively connected to adjacent The first data line and the second data line, wherein in the step of inputting the gate signal to the first pixel unit and the second pixel unit, the driving method further includes: inputting the gate signal To the first gate line to sequentially turn on the first transistor of the first pixel unit and the second transistor of the second pixel unit.
  • the display panel includes a first substrate, a second substrate disposed opposite to the first substrate, and a first substrate disposed between the first substrate and the second substrate.
  • a spacer and a second spacer wherein one end of the first spacer is disposed on the first substrate and the other end is in contact with the second substrate, and one end of the second spacer is disposed on the On the first substrate and the other end is separated from the second substrate by a distance.
  • the orthographic projection of the first spacer on the first substrate corresponds to the first transistor of the first pixel unit
  • the second The orthographic projection of the spacer on the first substrate corresponds to the second transistor of the second pixel unit.
  • the first substrate includes a pixel array layer and a color filter layer
  • the pixel array layer includes the first transistor and the second transistor
  • the color filter layer It is arranged on the pixel array layer, and the corresponding ends of the first spacer and the second spacer are connected to the color filter layer.
  • the color filter layer includes blue color resist, red color resist, and green color resist
  • the first pixel unit corresponds to the blue color resist
  • the second pixel The unit corresponds to the red color resistance or the green color resistance.
  • the present disclosure corrects the charging difference between the first pixel unit and other second pixel units by changing the first data signal input to the first pixel unit where the first spacer is located. Specifically, by changing the charging voltage or the charging time of the first data signal, the integral area of the waveform of the first data signal is made larger than the integral area of the waveform of the second data signal. With this design, the first pixel electrode of the first pixel unit can be charged to the same potential as the second pixel electrode of the second pixel unit, thereby improving the uniformity of the display panel, and thereby improving the display quality.
  • FIG. 1 shows the corresponding curve diagram of the voltage and current of the TFT of the display panel in the prior art.
  • FIG. 2 shows a schematic circuit diagram of the display device according to the first preferred embodiment of the present disclosure.
  • FIG. 3 shows a schematic cross-sectional view of the display panel of the display device of FIG. 2 along the A-A cutting plane line.
  • FIG. 4 shows a waveform diagram of driving signals of the display panel of the display device of FIG. 2.
  • FIG. 5 shows a waveform diagram of driving signals of the display panel according to the second preferred embodiment of the present disclosure.
  • the display device 1 includes a display panel 100 and a driver 200.
  • the display panel 100 is provided with a plurality of pixel units 130, 140, a plurality of data lines 110, and a plurality of scan lines 120, wherein the plurality of pixel units 130, 140 are composed of a plurality of data lines 110 and a plurality of scan lines 120 crossing each other.
  • the driver 200 includes a timing controller 210, a source driver 220, and a gate driver 230.
  • the timing controller 210 is connected with the source driver 220 and the gate driver 230, and the source driver 220 and the gate driver 230 are connected with the display panel 100.
  • FIG. 3 shows a schematic cross-sectional view of the display panel 100 of the display device 1 in FIG. 2 along the A-A cutting plane.
  • the display panel 100 includes a first substrate 101, a second substrate 102, a liquid crystal layer, a first spacer 103, and a second spacer 104.
  • the first substrate 102 and the second substrate 102 are disposed oppositely.
  • the liquid crystal layer is provided between the first substrate 101 and the second substrate 102.
  • the first spacer 103 and the second spacer 104 are also provided between the first substrate 101 and the second substrate 102.
  • the first substrate 102 is a color filter layer integrated thin film transistor array substrate, that is, the first substrate 102 includes a pixel array layer 1011 and a color filter layer 1012, wherein the color filter layer 1012 is disposed on the pixel array layer 1011, and the color
  • the filter layer 1012 includes blue color resist B, red color resist R, green color resist G, white color resist and so on.
  • the pixel unit of the present disclosure is divided into a first pixel unit 130 and a second pixel unit 140, where the first pixel unit 130 refers to a pixel unit correspondingly provided with a first spacer 103, and a second pixel unit 140 refers to the pixel unit provided with the second spacer 104 correspondingly. That is, the first spacer 103 is disposed in the first pixel unit 130, and the second spacer 104 is disposed in the second pixel unit 140. One end of the first spacer 103 is disposed on the color filter layer 1012 of the first substrate 101 and the other end is in contact with the second substrate 102.
  • One end of the second spacer 104 is disposed on the first substrate 101 and the other end is separated from the second substrate 102 by a distance 106.
  • the function of the first spacer 103 is to support the first substrate 101 and the second substrate 102 to maintain the cell gap 105 between the first substrate 101 and the second substrate 102 at a specific value.
  • the second spacer 104 functions as an auxiliary support, and the height H2 of the second spacer 104 is lower than the height H1 of the first spacer 103.
  • the film thickness of the blue color resist B is generally higher than the red color resist R and the green color resist G.
  • the first spacer 103 is usually arranged in the pixel unit where the blue color resist B is located. That is, the first pixel unit 130 refers to a pixel unit corresponding to the blue color resist B, and the second pixel unit 140 refers to a pixel unit corresponding to a color resist other than the blue color resist B.
  • the second pixel unit 140 corresponding to the red color resist R is taken as an example, but it is not limited to this. In other embodiments, the second pixel unit 140 may also be configured to correspond to the green color resist G, white color resist, or yellow color resist.
  • the first pixel unit 130 further includes a first transistor 131 and a first pixel electrode 132
  • the second pixel unit 140 further includes a second transistor 141 and a second pixel electrode 142.
  • the first transistor 131 and the second pixel unit 140 of the first pixel unit 130 are connected to the first gate line 1201, and the first pixel unit 130 and the second pixel unit 140 are respectively connected to adjacent first data lines 1101 and Two data lines 1102.
  • the orthographic projection of the first spacer 103 on the first substrate 101 corresponds to the first transistor 131 of the first pixel unit 130
  • the orthographic projection of the second spacer 104 on the first substrate 101 It corresponds to the second transistor 141 of the second pixel unit 140.
  • the purpose of the present disclosure is to provide a driving method of the display panel 100, by changing the waveform of the data signal 310 of the first pixel unit 130 where the first spacer 103 is located, so as to reduce the pressure caused by the first spacer 103.
  • the electrical change of the first transistor 131 of the pixel unit 130 avoids the difference between the display effect of the first pixel unit 130 and the second pixel unit 140.
  • the driving method of the display panel 100 of the present disclosure specifically includes the following steps.
  • the timing controller 210 generates a scan control signal and a data control signal through the received timing synchronization signal.
  • the timing controller 210 provides the scan control signal to the gate driver 230 so that the gate driver 230 generates the gate signal 400.
  • the gate driver 230 transmits the gate signal 400 to the corresponding gate line 120 of the display panel 100 through a plurality of scan lines 120.
  • the gate driver 230 sequentially inputs the gate signal 400 to the first pixel unit 130 and the second pixel unit 140 through the first gate line 1201 to turn on the first transistor 131 and the second pixel unit 140 of the first pixel unit 130.
  • the second transistor 141 of the second pixel unit 140 The second transistor 141 of the second pixel unit 140.
  • the source driver 220 receives the data control signal about each pixel unit provided from the timing controller 210. According to the data control signal, the source driver 220 converts the gray signal of each pixel unit into a data signal, and provides the data signal to each pixel unit through the corresponding data line 110. Specifically, when the first transistor 131 of the first pixel unit 130 is turned on, the source driver 220 inputs the first data signal 310 to the first pixel unit 130 through the first data line 1101 for the The first pixel electrode 132 is charged, so that the first pixel unit 130 emits blue light.
  • the source driver 220 inputs the second data signal 320 to the second pixel unit 140 through the second data line 1102 to provide a second The pixel electrode 142 is charged, so that the second pixel unit 140 emits red light.
  • FIG. 4 shows a waveform diagram of the driving signal of the display panel 100 of the display device 1 of FIG. 2, wherein the horizontal axis represents time and the vertical axis represents voltage values, and the data signals output by the source driver 220 and the gate driver 230 are sum
  • the waveform of the gate signal is approximately a square wave.
  • the driving signal of the display panel 100 includes a gate signal and a data signal.
  • FIG. 4 shows the corresponding timing relationship between the gate signal 400 and the first data signal 310 and the second data signal 320. As shown in FIG.
  • the present disclosure corrects the charging difference between the first pixel unit 130 and other pixel units by changing the first data signal 310 input to the first pixel unit 130 where the first spacer 103 is located.
  • the charging time lengths of the first data signal 310 and the second data signal 320 are the same, but the charging voltages of the first data signal 310 and the second data signal 320 are different.
  • the initial charging voltage value V2 of the first data signal 310 is greater than the initial charging voltage value V1 of the second data signal 320.
  • the end charging voltage value V1 of the first data signal 310 is equal to the end charging voltage value V1 of the second data signal 320.
  • the integrated area of the waveform of the first data signal 310 is larger than the integrated area of the waveform of the second data signal 320.
  • the potential of the first data signal 310 written by the first pixel unit 130 corresponding to the first spacer 103 is higher than the potential of the data signal written by other pixel units, so that the design can be fixed
  • the abnormal first pixel unit 130 is charged with a higher potential, so that the first pixel electrode 132 can be charged to the same potential as the second pixel electrode 142 of the second pixel unit 140, which improves the display panel 100 Uniformity, thereby improving display quality.
  • FIG. 5 shows a waveform diagram of the driving signal of the display panel according to the second preferred embodiment of the present disclosure, where the horizontal axis represents time and the vertical axis represents voltage values.
  • the display panel of the second preferred embodiment is similar to the display panel 100 of the first preferred embodiment, and will not be repeated here.
  • the driving signal of the second preferred embodiment includes the gate signal output by the gate driver and the data signal output by the source driver, and the waveforms of the output data signal and the gate signal are similar to a square wave.
  • the gate signal 500 is a plurality of signals continuously output from the same gate line
  • the first data signal 610 The and second data signals 620 are signals output by two adjacent data lines, respectively. Two adjacent data lines respectively connect the adjacent first pixel unit and the second pixel unit.
  • the first data signal 610 is input to the first pixel unit corresponding to the first spacer
  • the second data signal 620 is input to the second pixel unit corresponding to the second spacer.
  • the first spacer exerts pressure on the first transistor of the first pixel unit, which causes a significant change in the electrical properties of the first transistor.
  • the present disclosure corrects the charging difference between the first pixel unit and other pixel units by changing the first data signal 610 input to the first pixel unit where the first spacer is located.
  • the first The charging voltages of the data signal 610 and the second data signal 620 are the same, but the charging time lengths of the first data signal 610 and the second data signal 620 are different.
  • the charging voltage value V1 of the first data signal 610 is equal to the charging voltage value V1 of the second data signal 620, and the charging time of the first data signal 610 is longer than the charging time of the second data signal 620.
  • the interval between T2 and T3 is greater than the interval between T5 and T6.
  • the integrated area of the waveform of the first data signal 610 is greater than the integrated area of the waveform of the second data signal 620.
  • the time for the first pixel unit to receive the first data signal 610 for charging is longer than the time for the second pixel unit to receive the second data signal 620 for charging, so that the design allows the first pixel unit to be charged
  • the first pixel electrode is charged to the same potential as the second pixel electrode of the second pixel unit, which improves the uniformity of the display panel, and thereby improves the display quality.
  • the present disclosure corrects the charging difference between the first pixel unit and other second pixel units by changing the first data signal input to the first pixel unit where the first spacer is located. Specifically, by changing the charging voltage or the charging time of the first data signal, the integral area of the waveform of the first data signal is made larger than the integral area of the waveform of the second data signal. With this design, the first pixel electrode of the first pixel unit can be charged to the same potential as the second pixel electrode of the second pixel unit, thereby improving the uniformity of the display panel, and thereby improving the display quality.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Abstract

一种显示面板的驱动方法，包含：输入栅极信号至第一像素单元（130）和第二像素单元（140），以导通第一像素单元（130）的第一晶体管（131）和第二像素单元（140）的第二晶体管（141）；在第一像素单元（130）的第一晶体管（131）导通时，输入第一数据信号（310）至第一像素单元（130）以对第一像素单元（130）充电；以及在第二像素单元（140）的第二晶体管（141）导通时，输入第二数据信号（320）至第二像素单元（140）以对第二像素单元（140）充电，其中第一数据信号（310）的波形的积分面积大于第二数据信号（320）的波形的积分面积。

Description

显示面板的驱动方法 技术领域
本揭示涉及显示装置领域，特别是涉及一种显示面板的驱动方法。
 背景技术
垂直配向（vertical alignment，VA）显示模式以其高对比度和无须摩擦配向等优势，成为大尺寸的液晶显示装置的常用显示模式。VA模式通过促使液晶倾倒程度不同实现不同透过率，进而显示画面。显示面板的显示区域内设置有间隔子（photo spacer，PS），主要用于支撑上下两片基板。一般而言，间隔子包含有主间隔子和次间隔子两种。主间隔子的作用是支撑上下两片基板，以将两片基板的间隔（cell gap）保持在特定值。次间隔子的作用是辅助支撑，且次间隔子的高度低于主间隔子的高度。当显示面板受压时，通过次间隔子起到支撑作用。
彩色滤光层整合薄膜晶体管阵列基板（color filter on array，COA）技术是指将彩色滤光层（color filter，CF）制作在阵列基板上。根据材料特性，通常蓝色色阻的膜厚高于红色和绿色色阻。为了保证主间隔子与次间隔子之间的段差保持在预设值，会将主间隔子设置在蓝色色阻对应的像素内，并且将次间隔子设置在红色和绿色色阻对应的像素内。再者，为了提高开口率，间隔子会形成在薄膜晶体管（TFT）对应位置处。
主间隔子在成盒后一直处于被压缩状态，即，主间隔子会持续对TFT施压。参照图1，其显示现有技术中显示面板的TFT的电压与电流对应曲线图。曲线11表示上方对应设置有主间隔子的TFT的电压与电流对应曲线图，以及曲线12表示上方对应设置有次间隔子的TFT的电压与电流对应曲线图。由图1可见，主间隔子施加的压力会导致蓝色像素对应的TFT的电性发生明显变异，进而导致蓝色像素的显示效果与其他颜色像素有所差异，造成显示面板品质下降。
有鉴于此，有必要提出一种显示面板的驱动方法，以解决现有技术中存在的问题。
 技术问题
为解决上述现有技术的问题，本揭示的目的在于提供一种显示面板的驱动方法，通过改变主间隔子所在的像素单元的数据信号，以降低因主间隔子施加的压力造成像素单元的TFT的电性变化，进而避免像素单元的显示效果与其他像素有所差异。
 技术解决方案
为达成上述目的，本揭示提供一种显示面板的驱动方法，其中所述显示面板包含用于显示第一颜色的第一像素单元和用于显示第二颜色的第二像素单元，且所述第一像素单元和所述第二像素单元连接至第一栅极线，以及所述第一像素单元和所述第二像素单元分别连接至相邻的第一数据线和第二数据线，其中所述驱动方法包含：输入栅极信号至所述第一栅极线以依序导通所述第一像素单元的第一晶体管和所述第二像素单元的第二晶体管；在所述第一像素单元的所述第一晶体管导通时，输入第一数据信号至所述第一像素单元以对所述第一像素单元充电；以及在所述第二像素单元的所述第二晶体管导通时，输入第二数据信号至所述第二像素单元以对所述第二像素单元充电，其中所述第一数据信号的波形的积分面积大于所述第二数据信号的波形的积分面积，以及其中所述第一数据信号的起始充电电压值大于所述第二数据信号的起始充电电压值。
本揭示其中之一优选实施例中，所述第一数据信号的结束充电电压值等于所述第二数据信号的结束充电电压值。
本揭示其中之一优选实施例中，所述第一像素单元的所述第一晶体管的导通时间等于所述第二像素单元的第二晶体管的导通时间。
本揭示其中之一优选实施例中，所述显示面板包含第一基板、与所述第一基板相对设置的第二基板、以及设置在所述第一基板和所述第二基板之间的第一间隔子和第二间隔子，其中所述第一间隔子的一端设置在所述第一基板上并且另一端与所述第二基板接触，以及所述第二间隔子的一端设置在所述第一基板上并且另一端与所述第二基板相隔一距离。
本揭示其中之一优选实施例中，在一垂直方向上，所述第一间隔子在所述第一基板的正投影对应所述第一像素单元的所述第一晶体管，以及所述第二间隔子在所述第一基板的正投影对应所述第二像素单元的所述第二晶体管。
本揭示其中之一优选实施例中，所述第一基板包含像素阵列层和彩色滤光层，所述像素阵列层包含所述第一晶体管和所述第二晶体管，以及所述彩色滤光层设置在所述像素阵列层上，并且所述第一间隔子和所述第二间隔子的对应端与所述彩色滤光层连接。
本揭示其中之一优选实施例中，所述彩色滤光层包含蓝色色阻、红色色阻、和绿色色阻，且所述第一像素单元对应所述蓝色色阻，以及所述第二像素单元对应所述红色色阻或者是所述绿色色阻。
本揭示还提供一种显示面板的驱动方法，显示面板包含用于显示第一颜色的第一像素单元和用于显示第二颜色的第二像素单元，其中所述驱动方法包含：输入栅极信号至所述第一像素单元和所述第二像素单元，以导通所述第一像素单元的第一晶体管和所述第二像素单元的第二晶体管；在所述第一像素单元的所述第一晶体管导通时，输入第一数据信号至所述第一像素单元以对所述第一像素单元充电；以及在所述第二像素单元的所述第二晶体管导通时，输入第二数据信号至所述第二像素单元以对所述第二像素单元充电，其中所述第一数据信号的波形的积分面积大于所述第二数据信号的波形的积分面积。
本揭示其中之一优选实施例中，所述第一数据信号的起始充电电压值大于所述第二数据信号的起始充电电压值。
本揭示其中之一优选实施例中，所述第一数据信号的结束充电电压值等于所述第二数据信号的结束充电电压值。
本揭示其中之一优选实施例中，所述第一像素单元接收所述第一数据信号而进行充电的时间大于所述第二像素单元接收所述第二数据信号而进行充电的时间。
本揭示其中之一优选实施例中，所述第一像素单元的所述第一晶体管的导通时间等于所述第二像素单元的第二晶体管的导通时间。
本揭示其中之一优选实施例中，所述第一像素单元和所述第二像素单元连接至第一栅极线，并且所述第一像素单元和所述第二像素单元分别连接至相邻的第一数据线和第二数据线，其中在所述输入栅极信号至所述第一像素单元和所述第二像素单元的步骤中，所述驱动方法还包含：输入所述栅极信号至所述第一栅极线以依序导通所述第一像素单元的所述第一晶体管和所述第二像素单元的所述第二晶体管。
本揭示其中之一优选实施例中，所述显示面板包含第一基板、与所述第一基板相对设置的第二基板、以及设置在所述第一基板和所述第二基板之间的第一间隔子和第二间隔子，其中所述第一间隔子的一端设置在所述第一基板上并且另一端与所述第二基板接触，以及所述第二间隔子的一端设置在所述第一基板上并且另一端与所述第二基板相隔一距离。
本揭示其中之一优选实施例中，在一垂直方向上，所述第一间隔子在所述第一基板的正投影对应所述第一像素单元的所述第一晶体管，以及所述第二间隔子在所述第一基板的正投影对应所述第二像素单元的所述第二晶体管。
本揭示其中之一优选实施例中，所述第一基板包含像素阵列层和彩色滤光层，所述像素阵列层包含所述第一晶体管和所述第二晶体管，以及所述彩色滤光层设置在所述像素阵列层上，并且所述第一间隔子和所述第二间隔子的对应端与所述彩色滤光层连接。
本揭示其中之一优选实施例中，所述彩色滤光层包含蓝色色阻、红色色阻、和绿色色阻，且所述第一像素单元对应所述蓝色色阻，以及所述第二像素单元对应所述红色色阻或者是所述绿色色阻。
 有益效果
相较于先前技术，本揭示通过改变输入第一间隔子所在的第一像素单元的第一数据信号，以补正第一像素单元与其他第二像素单元的充电差异。具体来说，通过改变第一数据信号的充电电压或者是充电时间，使得第一数据信号的波形的积分面积大于第二数据信号的波形的积分面积。藉此设计可使第一像素单元的第一像素电极被充电至与第二像素单元的第二像素电极相同的电位，提高显示面板的均匀性，进而提升显示品质。
 附图说明
图1显示现有技术中显示面板的TFT的电压与电流对应曲线图。
图2显示根据本揭示第一优选实施例的显示装置的电路示意图。
图3显示图2的显示装置的显示面板沿着A-A割面线的剖面示意图。
图4显示图2的显示装置的显示面板的驱动信号的波形图。
图5显示根据本揭示第二优选实施例的显示面板的驱动信号的波形图。
 本发明的实施方式
为了让本揭示的上述及其他目的、特征、优点能更明显易懂，下文将特举本揭示优选实施例，并配合所附图式，作详细说明如下。
请参照图2，其显示根据本揭示第一优选实施例的显示装置1的电路示意图。显示装置1包含显示面板100和驱动器200。显示面板100设置有多个像素单元130、140、多条数据线110、和多条扫描线120，其中多个像素单元130、140是由彼此交叉的多条数据线110和多条扫描线120限定。驱动器200包括时序控制器210、源极驱动器220、和栅极驱动器230。时序控制器210与源极驱动器220和栅极驱动器230连接，以及源极驱动器220和栅极驱动器230与显示面板100连接。
请参照图3，其显示图2的显示装置1的显示面板100沿着A-A割面线的剖面示意图。显示面板100包含第一基板101、第二基板102、液晶层、第一间隔子103、和第二间隔子104。第一基板102与第二基板102相对设置。液晶层设置在第一基板101和第二基板102之间。第一间隔子103和第二间隔子104也设置在第一基板101和第二基板102之间。第一基板102为彩色滤光层整合薄膜晶体管阵列基板，即第一基板102包含像素阵列层1011和彩色滤光层1012，其中彩色滤光层1012设置在所述像素阵列层1011上，且彩色滤光层1012包含蓝色色阻B、红色色阻R、绿色色阻G、白色色阻等。
如图3所示，本揭示的像素单元分为第一像素单元130和第二像素单元140，其中第一像素单元130是指对应设置有第一间隔子103的像素单元，以及第二像素单元140是指对应设置有第二间隔子104的像素单元。也就是说，第一间隔子103设置在第一像素单元130内，且第二间隔子104设置在第二像素单元140内。第一间隔子103的一端设置在第一基板101的彩色滤光层1012上并且另一端与第二基板102接触。第二间隔子104的一端设置在第一基板101上并且另一端与第二基板102相隔一距离106。第一间隔子103的作用是支撑第一基板101和第二基板102，以将第一基板101和第二基板102的间隔（cell gap）105保持在特定值。第二间隔子104的作用是辅助支撑，且第二间隔子104的高度H2低于第一间隔子103的高度H1。当显示面板100受压时，通过第二间隔子104起到支撑作用。
如图3所示，根据彩色滤光层1012的材料特性，通常蓝色色阻B的膜厚高于红色色阻R和绿色色阻G。为了确保第一基板101和第二基板102的间隔105保持在特定值，通常会将第一间隔子103设置在蓝色色阻B所在的像素单元内。也就是说，第一像素单元130是指对应设置蓝色色阻B的像素单元，以及第二像素单元140是指对应设置蓝色色阻B以外的彩色色阻的像素单元。在第一优选实施例中，以第二像素单元140对应红色色阻R为例来说明，惟不局限于此。在其他实施例中，第二像素单元140亦可设置为对应绿色色阻G、白色色阻、或黄色色阻等。
如图2所示，第一像素单元130还包含第一晶体管131和第一像素电极132，以及第二像素单元140还包含第二晶体管141和第二像素电极142。第一像素单元130的第一晶体管131和第二像素单元140连接至第一栅极线1201，并且第一像素单元130和第二像素单元140分别连接至相邻的第一数据线1101和第二数据线1102。
如图3所示，在垂直方向上，第一间隔子103在第一基板101的正投影对应第一像素单元130的第一晶体管131，以及第二间隔子104在第一基板101的正投影对应第二像素单元140的第二晶体管141。藉此设计，能有效地提升显示面板100的开口率。
本揭示的目的在于提供一种显示面板100的驱动方法，通过改变第一间隔子103所在的第一像素单元130的数据信号310的波形，以降低因第一间隔子103施加的压力造成第一像素单元130的第一晶体管131的电性变化，进而避免第一像素单元130的显示效果与第二像素单元140有所差异。本揭示的显示面板100的驱动方法具体包含以下步骤。
首先，时序控制器210通过接收的时序同步信号产生扫描控制信号和数据控制信号。时序控制器210提供扫描控制信号至栅极驱动器230，使得栅极驱动器230产生栅极信号400。并且，栅极驱动器230通过多条扫描线120将栅极信号400传递至显示面板100的对应的栅极线120。具体来说，栅极驱动器230通过第一栅极线1201将栅极信号400依序输入至第一像素单元130和第二像素单元140，以导通第一像素单元130的第一晶体管131和第二像素单元140的第二晶体管141。
接着，源极驱动器220接收从时序控制器210提供的关于每个像素单元的数据控制信号。根据数据控制信号，源极驱动器220将每个像素单元的灰度信号转换成数据信号，并且将数据信号通过对应的数据线110提供至每个像素单元。具体来说，在第一像素单元130的第一晶体管131导通时，源极驱动器220通过第一数据线1101将第一数据信号310输入至第一像素单元130以对第一像素单元130的第一像素电极132充电，进而使得第一像素单元130发出蓝色光。接着，在第二像素单元140的第二晶体管141导通时，源极驱动器220通过第二数据线1102将第二数据信号320输入至第二像素单元140以对第二像素单元140的第二像素电极142充电，进而使得第二像素单元140发出红色光。
请参照图4，其显示图2的显示装置1的显示面板100的驱动信号的波形图，其中横轴表示时间纵轴表示电压值，且源极驱动器220和栅极驱动器230输出的数据信号和栅极信号的波形近似方波。显示面板100的驱动信号包含栅极信号和数据信号，其中图4显示栅极信号400与第一数据信号310和第二数据信号320的相对应的时序关系。如图3所示，由于第一间隔子103在成盒后会处于被压缩状态，使得第一间隔子103会施加压力在第一晶体管131上，进而导致第一像素单元130对应的第一晶体管131电性发生明显变异。为了避免上述问题，本揭示通过改变输入第一间隔子103所在的第一像素单元130的第一数据信号310，以补正第一像素单元130与其他像素单元的充电差异。
如图4所示，在对应相同的栅极信号400的波形的情况下(即第一像素单元130的第一晶体管131的导通时间等于第二像素单元140的第二晶体管141的导通时间)，第一数据信号310和第二数据信号320的充电时间长度相同，但第一数据信号310和第二数据信号320的充电电压不同。具体来说，第一数据信号310的起始充电电压值V2大于第二数据信号320的起始充电电压值V1。并且，第一数据信号310的结束充电电压值V1等于第二数据信号320的结束充电电压值V1。因此，第一数据信号310的波形的积分面积大于第二数据信号320的波形的积分面积。在第一优选实施例中，第一间隔子103对应的第一像素单元130写入的第一数据信号310的电位高于其他像素单元写入的数据信号的电位，藉此设计可在固定的充电时间内对异常的第一像素单元130充入更高的电位，使其第一像素电极132可被充电至与第二像素单元140的第二像素电极142相同的电位，提高显示面板100的均匀性，进而提升显示品质。
请参照图5，其显示根据本揭示第二优选实施例的显示面板的驱动信号的波形图，其中横轴表示时间纵轴表示电压值。第二优选实施例的显示面板相似于第一优选实施例的显示面板100，在此不加以赘述。第二优选实施例的驱动信号包含栅极驱动器输出的栅极信号和源极驱动器输出的数据信号，并且输出的数据信号和栅极信号的波形近似方波。图5显示栅极信号500与第一数据信号610和第二数据信号620的相对应的时序关系，其中栅极信号500为同一条栅极线连续输出的多个信号，以及第一数据信号610和第二数据信号620分别为相邻的两条数据线输出的信号。相邻的两条数据线分别连接相邻的第一像素单元和第二像素单元。在第二优选实施例中，第一数据信号610是输入至对应设置有第一间隔子的第一像素单元，以及第二数据信号620是输入至对应设置有第二间隔子的第二像素单元。第一间隔子会对第一像素单元的第一晶体管施加压力造成第一晶体管电性发生明显变异。为了避免上述问题，本揭示通过改变输入第一间隔子所在的第一像素单元的第一数据信号610，以补正第一像素单元与其他像素单元的充电差异。
如图5所示，在对应相同的栅极信号500的波形的情况下(即第一像素单元的第一晶体管的导通时间等于第二像素单元的第二晶体管的导通时间)，第一数据信号610和第二数据信号620的充电电压相同，但第一数据信号610和第二数据信号620的充电时间长度不同。具体来说，第一数据信号610的充电电压值V1等于第二数据信号620的充电电压值V1，并且第一数据信号610的充电时间大于第二数据信号620的充电时间。也就是说，T2至T3的间隔时间大于T5至T6的间隔时间。因此，第一数据信号610的波形的积分面积大于第二数据信号620的波形的积分面积。在第二优选实施例中，第一像素单元接收第一数据信号610而进行充电的时间大于第二像素单元接收第二数据信号620而进行充电的时间，藉此设计可使第一像素单元的第一像素电极被充电至与第二像素单元的第二像素电极相同的电位，提高显示面板的均匀性，进而提升显示品质。
综上所述，本揭示通过改变输入第一间隔子所在的第一像素单元的第一数据信号，以补正第一像素单元与其他第二像素单元的充电差异。具体来说，通过改变第一数据信号的充电电压或者是充电时间，使得第一数据信号的波形的积分面积大于第二数据信号的波形的积分面积。藉此设计可使第一像素单元的第一像素电极被充电至与第二像素单元的第二像素电极相同的电位，提高显示面板的均匀性，进而提升显示品质。
以上仅是本揭示的优选实施方式，应当指出，对于所属领域技术人员，在不脱离本揭示原理的前提下，还可以做出若干改进和润饰，这些改进和润饰也应视为本揭示的保护范围。

Claims (17)

  1. 一种显示面板的驱动方法，其中所述显示面板包含用于显示第一颜色的第一像素单元和用于显示第二颜色的第二像素单元，且所述第一像素单元和所述第二像素单元连接至第一栅极线，以及所述第一像素单元和所述第二像素单元分别连接至相邻的第一数据线和第二数据线，其中所述驱动方法包含：
    输入栅极信号至所述第一栅极线以依序导通所述第一像素单元的第一晶体管和所述第二像素单元的第二晶体管；
    在所述第一像素单元的所述第一晶体管导通时，输入第一数据信号至所述第一像素单元以对所述第一像素单元充电；以及
    在所述第二像素单元的所述第二晶体管导通时，输入第二数据信号至所述第二像素单元以对所述第二像素单元充电，其中所述第一数据信号的波形的积分面积大于所述第二数据信号的波形的积分面积，以及其中所述第一数据信号的起始充电电压值大于所述第二数据信号的起始充电电压值。
  2. 如权利要求1的显示面板的驱动方法，其中所述第一数据信号的结束充电电压值等于所述第二数据信号的结束充电电压值。
  3. 如权利要求1的显示面板的驱动方法，其中所述第一像素单元的所述第一晶体管的导通时间等于所述第二像素单元的第二晶体管的导通时间。
  4. 如权利要求1的显示面板的驱动方法，其中所述显示面板包含第一基板、与所述第一基板相对设置的第二基板、以及设置在所述第一基板和所述第二基板之间的第一间隔子和第二间隔子，其中所述第一间隔子的一端设置在所述第一基板上并且另一端与所述第二基板接触，以及所述第二间隔子的一端设置在所述第一基板上并且另一端与所述第二基板相隔一距离。
  5. 如权利要求4的显示面板的驱动方法，其中在一垂直方向上，所述第一间隔子在所述第一基板的正投影对应所述第一像素单元的所述第一晶体管，以及所述第二间隔子在所述第一基板的正投影对应所述第二像素单元的所述第二晶体管。
  6. 如权利要求4的显示面板的驱动方法，其中所述第一基板包含像素阵列层和彩色滤光层，所述像素阵列层包含所述第一晶体管和所述第二晶体管，以及所述彩色滤光层设置在所述像素阵列层上，并且所述第一间隔子和所述第二间隔子的对应端与所述彩色滤光层连接。
  7. 如权利要求6的显示面板的驱动方法，其中所述彩色滤光层包含蓝色色阻、红色色阻、和绿色色阻，且所述第一像素单元对应所述蓝色色阻，以及所述第二像素单元对应所述红色色阻或者是所述绿色色阻。
  8. 一种显示面板的驱动方法，其中所述显示面板包含用于显示第一颜色的第一像素单元和用于显示第二颜色的第二像素单元，其中所述驱动方法包含：
    输入栅极信号至所述第一像素单元和所述第二像素单元，以导通所述第一像素单元的第一晶体管和所述第二像素单元的第二晶体管；
    在所述第一像素单元的所述第一晶体管导通时，输入第一数据信号至所述第一像素单元以对所述第一像素单元充电；以及
    在所述第二像素单元的所述第二晶体管导通时，输入第二数据信号至所述第二像素单元以对所述第二像素单元充电，其中所述第一数据信号的波形的积分面积大于所述第二数据信号的波形的积分面积。
  9. 如权利要求8的显示面板的驱动方法，其中所述第一数据信号的起始充电电压值大于所述第二数据信号的起始充电电压值。
  10. 如权利要求9的显示面板的驱动方法，其中所述第一数据信号的结束充电电压值等于所述第二数据信号的结束充电电压值。
  11. 如权利要求8的显示面板的驱动方法，其中所述第一像素单元接收所述第一数据信号而进行充电的时间大于所述第二像素单元接收所述第二数据信号而进行充电的时间。
  12. 如权利要求8的显示面板的驱动方法，其中所述第一像素单元的所述第一晶体管的导通时间等于所述第二像素单元的第二晶体管的导通时间。
  13. 如权利要求8的显示面板的驱动方法，其中所述第一像素单元和所述第二像素单元连接至第一栅极线，并且所述第一像素单元和所述第二像素单元分别连接至相邻的第一数据线和第二数据线，其中在所述输入栅极信号至所述第一像素单元和所述第二像素单元的步骤中，所述驱动方法还包含：输入所述栅极信号至所述第一栅极线以依序导通所述第一像素单元的所述第一晶体管和所述第二像素单元的所述第二晶体管。
  14. 如权利要求8的显示面板的驱动方法，其中所述显示面板包含第一基板、与所述第一基板相对设置的第二基板、以及设置在所述第一基板和所述第二基板之间的第一间隔子和第二间隔子，其中所述第一间隔子的一端设置在所述第一基板上并且另一端与所述第二基板接触，以及所述第二间隔子的一端设置在所述第一基板上并且另一端与所述第二基板相隔一距离。
  15. 如权利要求14的显示面板的驱动方法，其中在一垂直方向上，所述第一间隔子在所述第一基板的正投影对应所述第一像素单元的所述第一晶体管，以及所述第二间隔子在所述第一基板的正投影对应所述第二像素单元的所述第二晶体管。
  16. 如权利要求14的显示面板的驱动方法，其中所述第一基板包含像素阵列层和彩色滤光层，所述像素阵列层包含所述第一晶体管和所述第二晶体管，以及所述彩色滤光层设置在所述像素阵列层上，并且所述第一间隔子和所述第二间隔子的对应端与所述彩色滤光层连接。
  17. 如权利要求16的显示面板的驱动方法，其中所述彩色滤光层包含蓝色色阻、红色色阻、和绿色色阻，且所述第一像素单元对应所述蓝色色阻，以及所述第二像素单元对应所述红色色阻或者是所述绿色色阻。
PCT/CN2019/106281 2019-08-20 2019-09-17 显示面板的驱动方法 WO2021031268A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910766588.4 2019-08-20
CN201910766588.4A CN110599973B (zh) 2019-08-20 2019-08-20 显示面板的驱动方法

Publications (1)

Publication Number Publication Date
WO2021031268A1 true WO2021031268A1 (zh) 2021-02-25

Family

ID=68854962

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/106281 WO2021031268A1 (zh) 2019-08-20 2019-09-17 显示面板的驱动方法

Country Status (2)

Country Link
CN (1) CN110599973B (zh)
WO (1) WO2021031268A1 (zh)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09243999A (ja) * 1996-03-13 1997-09-19 Sharp Corp 液晶表示装置
CN103472642A (zh) * 2013-09-18 2013-12-25 友达光电股份有限公司 一种用于改善液晶面板的竖直云纹的控制方法
US20140320469A1 (en) * 2011-11-18 2014-10-30 Samsung Display Co., Ltd. Pixel, display device and driving method thereof
CN104155819A (zh) * 2014-08-04 2014-11-19 上海中航光电子有限公司 像素结构及其驱动方法、显示装置
CN104376827A (zh) * 2014-11-26 2015-02-25 京东方科技集团股份有限公司 校正液晶显示装置的方法和设备
CN105913825A (zh) * 2016-06-30 2016-08-31 京东方科技集团股份有限公司 一种液晶显示器的驱动方法、液晶显示器及显示装置
CN107272232A (zh) * 2017-07-20 2017-10-20 深圳市华星光电半导体显示技术有限公司 一种液晶显示面板的制造方法
CN108735172A (zh) * 2018-05-24 2018-11-02 深圳市华星光电技术有限公司 液晶显示电路及液晶显示器

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106094361B (zh) * 2016-08-22 2019-04-30 深圳市华星光电技术有限公司 液晶显示面板
CN109671408A (zh) * 2019-01-30 2019-04-23 惠科股份有限公司 显示面板的驱动方法、装置、设备及存储介质
CN109584840B (zh) * 2019-01-30 2020-12-29 惠科股份有限公司 显示面板的驱动方法及装置

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09243999A (ja) * 1996-03-13 1997-09-19 Sharp Corp 液晶表示装置
US20140320469A1 (en) * 2011-11-18 2014-10-30 Samsung Display Co., Ltd. Pixel, display device and driving method thereof
CN103472642A (zh) * 2013-09-18 2013-12-25 友达光电股份有限公司 一种用于改善液晶面板的竖直云纹的控制方法
CN104155819A (zh) * 2014-08-04 2014-11-19 上海中航光电子有限公司 像素结构及其驱动方法、显示装置
CN104376827A (zh) * 2014-11-26 2015-02-25 京东方科技集团股份有限公司 校正液晶显示装置的方法和设备
CN105913825A (zh) * 2016-06-30 2016-08-31 京东方科技集团股份有限公司 一种液晶显示器的驱动方法、液晶显示器及显示装置
CN107272232A (zh) * 2017-07-20 2017-10-20 深圳市华星光电半导体显示技术有限公司 一种液晶显示面板的制造方法
CN108735172A (zh) * 2018-05-24 2018-11-02 深圳市华星光电技术有限公司 液晶显示电路及液晶显示器

Also Published As

Publication number Publication date
CN110599973A (zh) 2019-12-20
CN110599973B (zh) 2020-11-10

Similar Documents

Publication Publication Date Title
US9995952B2 (en) Driving method of liquid crystal display panel
TWI407422B (zh) 液晶顯示器及其驅動方法
KR101254241B1 (ko) 저비용 대화면 광시야각 고속응답 액티브 매트릭스형 액정 표시 장치 및 액티브 매트릭스 기판의 제조방법
WO2016095316A1 (zh) 一种液晶显示面板及其制造方法
US10283061B2 (en) Pixel structure, array substrate, and display panel
US8866715B2 (en) Active matrix substrate, liquid crystal panel, liquid crystal display device, liquid crystal display unit, and television receiver
WO2018121302A1 (zh) 液晶显示器
US8436805B2 (en) Active matrix substrate, liquid crystal panel, liquid crystal display unit, liquid crystal display device, and television receiver
US8441590B2 (en) Active matrix substrate, liquid crystal panel, liquid crystal display unit, liquid crystal display device, and television receiver
US10901273B2 (en) Display apparatus
WO2010089820A1 (ja) アクティブマトリクス基板、液晶パネル、液晶表示ユニット、液晶表示装置、テレビジョン受像機
US9780126B2 (en) Z-inversion type display device and method of manufacturing the same
US8514339B2 (en) Active matrix substrate, liquid crystal panel, liquid crystal display unit, liquid crystal display device, and television receiver
KR102044444B1 (ko) 액정 표시장치와 이의 제조방법
US10317748B2 (en) Display panels and the array substrates thereof
US20090251403A1 (en) Liquid crystal display panel
KR20070102125A (ko) 액정 표시 장치
US9535297B2 (en) Liquid crystal displays and array substrates
US9754547B2 (en) Display apparatus
WO2021031268A1 (zh) 显示面板的驱动方法
US7349037B2 (en) Liquid crystal display device
US20090135324A1 (en) Liquid crystal display panel and driving mehtod thereof and liquid crystal display device using the same
TWI721827B (zh) 液晶顯示裝置的電壓補償電路及其方法
WO2018152890A1 (zh) 一种goa驱动面板
WO2013029300A1 (zh) 液晶显示器

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19942437

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19942437

Country of ref document: EP

Kind code of ref document: A1