WO2021013044A1 - Circuit connection preservation method, fpga system and storage medium - Google Patents
Circuit connection preservation method, fpga system and storage medium Download PDFInfo
- Publication number
- WO2021013044A1 WO2021013044A1 PCT/CN2020/102440 CN2020102440W WO2021013044A1 WO 2021013044 A1 WO2021013044 A1 WO 2021013044A1 CN 2020102440 W CN2020102440 W CN 2020102440W WO 2021013044 A1 WO2021013044 A1 WO 2021013044A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- circuit connection
- information
- starting
- port
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
Definitions
- This application relates to the field of FPGA (Field-Programmable Gate Array), and specifically relates to but not limited to a method for saving circuit connections, an FPGA system and a storage medium.
- FPGA Field-Programmable Gate Array
- FPGA is a kind of digital circuit or digital system that can realize almost all types through programming. It is realized by a large number of logic blocks, memory, and DSP (digital signal processor). FPGA has programmable function, can simplify the process of digital circuit design.
- EDA Electronic Design Automation
- EDA Electronic Design Automation
- a tool for designers to use hardware description language or schematic diagram to implement circuit design on a software platform It can automatically complete logic compilation, comprehensive optimization, layout, routing and simulation, until the end Generate bit streams and perform programming downloads. It can help the designer to more conveniently view the situation of each stage in the whole process, make timely adjustments, and finally simulate the arrangement and connection of the circuit design on the FPGA chip in the tool. Designing with EDA tools greatly improves the efficiency, reliability and operability of circuit design, reduces the designer's labor intensity, and reduces the difficulty of circuit design.
- the method for saving circuit connections, the FPGA system and the storage medium provided by the embodiments of the present application mainly solve the technical problem that the existing method for saving circuit connections in a circuit consumes a lot of memory resources.
- an embodiment of the present application provides a method for saving circuit connections, including: establishing circuit connection models for various types of circuit connections in the circuit; starting points for multiple circuit connections in the same type of circuit connection
- the device, the end device, and the start port and end port connected to the circuit connection are all the same;
- the circuit connection model includes the information of the start port, the end port, the information of the start device, and the end port.
- the information of the terminal device; the starting device is a device connected to the starting point of the circuit connection, the end device is a device connected to the terminal of the circuit connection; based on the circuit connection model, save all The circuit wiring in the circuit.
- an embodiment of the present application also provides an FPGA system, including a processor, a memory, and a communication bus; the communication bus is used to implement connection and communication between the processor and the memory; the processor is used to execute the memory
- One or more computer programs stored in the computer program to implement the steps of the circuit connection saving method described in the first aspect are used to implement the steps of the circuit connection saving method described in the first aspect.
- An embodiment of the present application further provides a storage medium, the storage medium stores one or more computer programs, and the one or more computer programs can be executed by one or more processors, so as to realize as described in the first aspect The steps of the circuit wiring preservation method.
- the embodiment of the application uses a method for saving circuit connections, an FPGA system, and a storage medium, and addresses the problem that circuit connections in existing saving circuits consume a large amount of memory resources, and establishes circuit connections for various types of circuit connections in the circuit.
- Line model where in the same type of circuit connection, the start device, end device, start port port and end port of multiple circuit connections are the same.
- the circuit connection model includes the start port port of a certain type of circuit connection Information, terminal port information, starting device information, and terminal device information. That is to say, in this application, a circuit connection model includes information related to one type of circuit connection, and each circuit connection in the circuit is saved based on the circuit connection model.
- the classification is based on the type of circuit connection, and the circuit connection is saved based on the type of circuit connection, which can save a lot of memory resources and improve user experience satisfaction.
- FIG. 1 is a schematic flowchart of a method for saving circuit connections according to Embodiment 1 of the application;
- FIG. 3 is a schematic flowchart of a method for saving circuit connections according to Embodiment 2 of the application;
- FIG. 6 is a diagram of the module relationship of the FPGA system according to the third embodiment of the application.
- the EDA tool when the EDA tool saves the circuit connections of its circuit resources, it usually saves all the circuit connections in the circuit one by one. As the scale of the circuit design becomes larger and larger, the circuit needs to be used. There are also more and more layout resources and connection resources, especially the explosive growth of connection resources. Therefore, adopting the existing method of saving circuit wiring will cause a large amount of memory resources to be occupied.
- this embodiment proposes a circuit connection protection method, which is applied to an EDA tool. As shown in FIG. 1, the circuit connection preservation method includes:
- the starting point of the circuit connection is called the starting point
- the end point of the circuit connection is called the end point
- the starting device is the device connected to the starting point of the circuit connection
- the end device is the end point connected to the circuit connection.
- the start port is the port connected to the start of the circuit connection in the start device
- the end port is the port connected to the end of the circuit connection in the end device.
- the same type of circuit wiring it may be multiple circuit wirings with the same starting device, end device, and connected port. That is to say, if there are multiple circuit connections of the same type of start device, end device, start port, and end port in the circuit, the multiple circuit connections are the same type of circuit connection. That is to say, for the same type of circuit wiring, the device connected at the start point and the port of the device, the device connected at the end point and the port of the device are the same.
- DQS Bi-directional Data Strobe, bi-directional data control pins
- CIM Circuit Connection 1 and circuit connection 2.
- net1 and net2 respectively.
- the start port of net1 is the WL_OV port on DQS1
- the end port is the S_IY3 port on CIM1
- the start port of net2 is the WL_OV port on DQS2
- the end port is the S_IY3 port on CIM2.
- the start device, start port, end device, and end port of net1 and met2 are the same. Therefore, net1 and net2 belong to the same type of circuit wiring.
- circuit connections of different lengths have different transmission delays, etc., for the same type of circuit connection, it can also be the relative position of the starting device, the end device, the starting device and the end device of each circuit connection, And the start port and end port are the same. That is to say, if there are a starting device, a terminal device, the relative positions of the starting device and the ending device, and a circuit connection with the same starting port and end port in the circuit, they are the same type of circuit connection.
- the starting port of net3 Is port a on A1
- the end port is port b on B1
- the start port of net4 is port a on A2
- the end port is port b on B2
- A1 is on the right side of B1
- the distance is d
- A2 is also It is located on the right side of B2 and the distance is also d. Since the relative positions of the starting device, starting port, ending device, ending port, starting device and ending device of net3 and net4 are the same, they belong to the same type Circuit wiring.
- circuits stored in the EDA tool for example, circuits that implement certain functions, FPGA chip circuits, and so on.
- circuits stored in the EDA tool in most cases there will be at least two circuit connections of the same type mentioned above. Therefore, in order to reduce the memory resources consumed by the storage circuit connections, in this embodiment,
- the circuit connection models of various types of circuits in the circuits stored in the EDA tool are established respectively, that is, one circuit connection model corresponds to one type of circuit connection. Among them, for a certain circuit connection model, it includes related information of all circuit connections of a certain type in a certain circuit, and all circuit connections of this type can be recovered based on the circuit connection model.
- the circuit connection model can include the (related) information of the start port and the (related) information of the end port connected to any type of circuit connection, and the starting device of each circuit connection belonging to the type of circuit connection in the circuit (Relevant) information of and end device (relevant) information.
- net1 and net2 belong to the same type of circuit connection.
- the circuit connection of this type in the circuit is only net1 and net2, since net1 and net2 are connected to the same port, their corresponding circuit connection model
- the information included is: the related information of the WL_OV port of the starting device DQS1 and the starting device DQS2, the related information of the ending device CIM1 and the S_IY3 port of the ending device CIM2, the related information of the starting device DQS1, and the related information of the ending device CIM1, Information about the starting device DQS2 and information about the end device CIM2.
- the circuit connection model saves the relevant information about the type of circuit connection net1 and net2 in the circuit, and based on the circuit connection model, net1 and net2 can be restored.
- the circuit connection model can also include the starting device type and end device type of a certain type of circuit connection model.
- the information included in the corresponding circuit connection model is: the information about the WL_OV port of the starting device DQS1 and the starting device DQS2 , End device CIM1 and end device CIM2 S_IY3 port related information, start device DQS type, end device CIM type, start device DQS1 related information, end device CIM1 related information, start device DQS2 related information, and end point Information about the device CIM2.
- the circuit connection of the same type is the starting device, the end device, the relative position of the starting device and the end device, and the connected port of each circuit connection are the same, because the relative position of the starting device and the end device of each circuit connection.
- the related information of the end device can be obtained; or based on the related information of the end device and the relative position of the starting device and the end device, the information of the starting device can be obtained Related Information.
- the circuit connection model includes: information about the start port of any type of circuit connection, relevant information about the end port, and the relative position information of the start device and end device of this type of circuit connection , The relevant information of the starting device of each circuit connection of this type in the circuit; or, the circuit connection model includes: the relevant information of the starting port of any type of circuit connection, the relevant information of the end port, the The relative position information of the start device and the end device of the circuit connection of the type of circuit, and the related information of the end device of each circuit connection of the type in the circuit.
- the corresponding circuit connection model will include: net3 starting device A1 related information, net4 starting device A2 related information, Start port a, end port b, the relative position of the start device and the end device: the start device is on the right side of the end device, and the distance between the two is d.
- the end device B1 can be found according to the relative position of the start device and the end device and the start device A1, and net3 can be restored according to the start port a, the end port b, and the start device A1 and the end device B1.
- net4 can also be restored.
- the relative position information of the starting device and the end device can be based on the starting device and the position offset information of the end device relative to the starting device; or it can be based on the end device, and the starting device relative to the end device. information.
- the related information of the starting device of each circuit connection included in the circuit connection model can be the coordinate information of the starting device
- the related information of the ending device of each circuit connection can be the coordinate information of the end device
- the starting device and the The relative position information between the end device may also be the coordinate offset between the start device and the end device.
- FIG. 2 is a circuit that includes a first circuit connection (net5) 2011, a second circuit connection (net6) 2012, and a third circuit connection (net7) 2013.
- the coordinates of the start device (SRB1) 2021 of the first circuit connection 2011 are (1,1)
- the coordinates of the end device (CLMA1) 2031 are (4,5)
- the start device (SRB2) 2022 of the second circuit connection 2012 The coordinates of is (8,1)
- the coordinates of the end device (SRB2) 2032 are (11,5)
- the coordinates of the start device (SRB3) 2023 of the third circuit connection 2013 are (1,7)
- the coordinates of 2033 are (4,11).
- the start port of the start device (SRB1) 2021, the start device (SRB2) 2022, and the start device (SRB3) 2023 are collectively referred to as port 1, the end device (SRB1) 2031, the end port of the end device (SRB2) 2032 Collectively referred to as port 2.
- the information in the above-mentioned type of circuit wiring model includes: the related information of the starting device and/or the CLMA of the ending device, the related information of the starting port 1, the related information of the ending port 2, the relative position information of the starting device and the ending starting point (3,4) (ie horizontal offset 3, vertical offset 4), starting point coordinates (1,1), (8,1), (1,7), based on the circuit model, net5, net6, net7.
- the information related to the starting device of each circuit connection in the circuit connection model can be a representation obtained by processing the abscissa and ordinate of the starting device based on preset rules
- the integer of the coordinates of the starting device, and the related information of the ending device of each circuit connection may also be an integer representing the coordinates of the ending device obtained by processing the abscissa and ordinate of the ending device based on a preset rule.
- the preset rule can be flexibly set according to actual needs.
- the number of start point devices or end point devices of a type of circuit connection corresponding to a circuit connection model can be flexibly set according to actual needs. For example, in order to ensure the uniqueness of the starting point, the number of starting devices of a certain type of circuit connection corresponding to the circuit connection model is one, and the number of ending devices can be one or at least two.
- circuit connection model After the circuit connection model is constructed, all relevant information about the circuit connections in the circuit is saved based on the circuit connection model. Among them, all circuit connection models corresponding to the circuit can be stored in an intermediate file.
- This embodiment provides a method for saving circuit connections by separately establishing circuit connection models for various types of circuit connections in the circuit.
- the circuit connection model includes the information of the start port, the end port, the information of the start device, and the information of the end device of a certain type of circuit connection. That is to say, in this embodiment, a circuit connection model includes information related to one type of circuit connection, and each circuit connection in the circuit is saved based on the circuit connection model. In this way, compared with the existing In this embodiment, the circuit connection is classified based on the type of circuit connection, and the circuit connection is saved based on the type of circuit connection, which can save a lot of memory resources and improve user experience satisfaction. .
- FIG. 3 is a detailed flowchart of the circuit connection saving method provided by the second embodiment of the application.
- the circuit connection saving method includes:
- each block shown as a square includes a circuit module 401, and the circuit module 401 includes a plurality of devices. There may be the same circuit module 401 in each circuit module 401, and it should be understood that there will be circuit connections between the circuit modules 401.
- the origin of coordinates (0, 0) is established, and the (X, Y) coordinate system is established to the right and upward respectively, and one circuit module 401 is used as a grid point to establish a grid. Point coordinate system, in this way, each grid point has its own grid point coordinates.
- Figure 5 shows the structure of the internal netlist connection of a grid point in the FPGA chip as shown in Figure 4.
- the lower left corner of the grid point is the origin (0, 0), and the right and upward directions are respectively established
- the (X, Y) coordinate system herein referred to as the device coordinate system
- each small device (device instance) inside the grid point has its own relative coordinates. Any device can be identified based on grid coordinates and device coordinates.
- the multiple small devices may be the start device 11, the end device 12, and so on.
- the circuit connections of the same type are: the start device 11, the end device 12, the start port, the end port, and the circuit connections in which the relative positions of the start device and the end device are the same.
- a circuit connection model corresponds to a type of circuit connection.
- a circuit connection model includes: information about the starting device of a certain type of circuit connection, information about the end device, information about the start port, and information about the end port. Related information, the relative position of the starting device and the end device, and the coordinate information of the starting device of each circuit connection of the type in the FPGA chip circuit.
- the relative position of the starting device and the ending device is the coordinate offset of the ending device relative to the starting device
- the coordinate information of the starting device connected to each circuit is after processing the abscissa and ordinate of the starting device according to preset rules, An integer representing the coordinates of the starting device is obtained.
- one starting device can be connected to multiple end devices through circuit leads, but multiple starting devices are not allowed to be connected to one end device through circuit leads. That is, each start device is connected to at least one end device through a circuit lead, and each end device is connected to one start device through a circuit lead.
- the uniqueness of the base point can be guaranteed, and the coordinates of the end device can be found based on the coordinates of the starting device and the coordinate offset. That is to say, the number of the starting device of any circuit connection corresponding to a circuit model is one, and the number of the end device of any circuit connection can be one or at least two. It should be noted that they belong to the same kind. The number of starting devices of each circuit connection of each type is the same, and the number of ending devices is the same.
- the saving format of the circuit connection model can be as follows:
- the circuit connection model describes the circuit connection from the WL_OV port of the DQS resource to the S_IY3 port of the CIM resource.
- the relative coordinates between them are The device where the start port WL_OV is located is the base point, and the coordinate offset of the device where the end port S_IY3 is located relative to the start device is X coordinate offset 4 and Y coordinate offset 2.
- port A When you want to use circuit wiring in the EDA tool, give port A on any device. Because the device is in the grid coordinate system, it has absolute coordinates relative to the entire FPGA device, and because port A is in The circuit wiring model with its own characteristics has been saved during construction. Therefore, when the circuit wiring connected to port A needs to be obtained, port A can be based on the absolute coordinates of the device where it is located and the start and end points in the circuit wiring model. To find the device information of other nodes in the circuit connection model, and then obtain the corresponding port information according to the node name, so as to construct the required circuit connection (device net).
- This embodiment provides a method for saving circuit connections by separately establishing circuit connection models for various types of circuit connections in the circuit.
- the circuit connection model includes the information of the start port, the end port, the information of the start device, and the information of the end device of a certain type of circuit connection. That is to say, in this embodiment, a circuit connection model includes information related to one type of circuit connection, and each circuit connection in the circuit is saved based on the circuit connection model. In this way, compared with the existing In this embodiment, the circuit connection is classified based on the type of circuit connection, and the circuit connection is saved based on the type of circuit connection, which can save a lot of memory resources and improve user experience satisfaction. .
- This embodiment also provides an FPGA system, as shown in FIG. 6, which includes a processor 601, a memory 602, and a communication bus 603.
- the communication bus 603 is used to implement connection and communication between the processor 601 and the memory 602.
- the processor 601 is configured to execute one or more computer programs stored in the memory 602 to implement at least one step in the circuit connection saving method in the first embodiment and the second embodiment.
- This embodiment also provides a storage medium that includes volatile or non-volatile memory implemented in any method or technology for storing information (such as computer-readable instructions, data structures, computer program modules, or other data). Volatile, removable or non-removable media.
- Storage media include but are not limited to RAM (Random Access Memory), ROM (Read-Only Memory, read-only memory), EEPROM (Electrically Erasable Programmable read only memory), flash memory Or other memory technology, CD-ROM (Compact Disc Read-Only Memory), DVD (digital versatile disk) or other optical disk storage, magnetic cassettes, magnetic tapes, disk storage or other magnetic storage devices, or can be used Any other medium that can store desired information and can be accessed by a computer.
- the storage medium in this embodiment can be used to store one or more computer programs, and the stored one or more computer programs can be executed by a processor to implement the circuit connection saving methods in the first and second embodiments above. step.
- This embodiment provides an FPGA system and storage medium.
- the storage medium is used to store one or more computer programs, and then the one or more computer programs are used to establish circuit connection models for various types of circuit connections in the circuit.
- the start device, end device, start port and end port of multiple circuit connections are the same.
- the circuit connection model includes the information of the start port and the end port of a certain type of circuit connection. , The information of the starting device and the information of the ending device. That is to say, in this embodiment, a circuit connection model includes information related to one type of circuit connection, and each circuit connection in the circuit is saved based on the circuit connection model. In this way, compared with the existing In this embodiment, the circuit connection is classified based on the type of circuit connection, and the circuit connection is saved based on the type of circuit connection, which can save a lot of memory resources and improve user experience satisfaction. .
- the functional modules/units in the device can be implemented as software (which can be implemented by computer program code executable by a computing device), Firmware, hardware and their appropriate combination.
- the division between functional modules/units mentioned in the above description does not necessarily correspond to the division of physical components; for example, one physical component may have multiple functions, or one function or step may consist of several physical components. The components are executed cooperatively.
- Some physical components or all physical components can be implemented as software executed by a processor, such as a central processing unit, a digital signal processor, or a microprocessor, or as hardware, or as an integrated circuit, such as an application specific integrated circuit .
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Data Mining & Analysis (AREA)
- Databases & Information Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (20)
- 一种电路连线保存方法,其特征在于,包括:A method for saving circuit connections, characterized in that it comprises:为电路中各种类型电路连线分别建立电路连线模型;同种类型电路连线中,多个电路连线的起点器件、终点器件及与所述电路连线连接的起点端口和终点端口均相同;所述电路连线模型包括所述起点端口的信息、所述终点端口的信息、所述起点器件的信息和所述终点器件的信息;所述起点器件为与所述电路连线的起点连接的器件,所述终点器件为与所述电路连线的终点连接的器件;Establish circuit connection models for various types of circuit connections in the circuit; in the same type of circuit connection, the start device, the end device of multiple circuit connections, and the start port and end port connected to the circuit connection are all The same; the circuit connection model includes the information of the start port, the information of the end port, the information of the start device and the information of the end device; the start device is the start point of the circuit connection A connected device, where the terminal device is a device connected to the terminal of the circuit connection;基于所述电路连线模型,保存所述电路中的电路连线。Based on the circuit connection model, the circuit connections in the circuit are saved.
- 如权利要求1所述的电路连线保存方法,其特征在于,所述同种类型电路连线中,起点器件与终点器件的相对位置相同。The method for saving circuit connections according to claim 1, wherein in the circuit connections of the same type, the relative positions of the starting device and the end device are the same.
- 如权利要求2所述的电路连线保存方法,其特征在于,所述起点器件与所述终点器件的相对位置信息包括所述终点器件相对所述起点器件的位置偏移信息。3. The circuit connection preservation method according to claim 2, wherein the relative position information of the start device and the end device includes position offset information of the end device relative to the start device.
- 如权利要求2或3所述的电路连线保存方法,其特征在于,根据任一电路连线的起点器件的信息、以及该电路连线的所述起点器件与所述终点器件的相对位置,得到该电路连线的所述终点器件的信息。The circuit connection preservation method according to claim 2 or 3, wherein, according to the information of the starting device of any circuit connection and the relative position of the starting device and the end device of the circuit connection, Obtain the information of the end device connected to the circuit.
- 如权利要求2或3所述的电路连线保存方法,其特征在于,根据任一电路连线的终点器件的信息、以及该电路连线的所述起点器件与所述终点器件的相对位置,得到该电路连线的所述起点器件的信息。The circuit connection preservation method according to claim 2 or 3, characterized in that, according to the information of the terminal device of any circuit connection and the relative position of the starting device and the end device of the circuit connection, Obtain the information of the starting device connected to the circuit.
- 如权利要求2或3所述的电路连线保存方法,其特征在于,电路连线模型包括:任一类型的所述电路连线的所述起点端口的信息、所述终点端 口的信息、所述起点器件与所述终点器件的相对位置信息、所述起点器件的信息。The circuit connection preservation method according to claim 2 or 3, wherein the circuit connection model comprises: information of the start port of the circuit connection of any type, information of the end port, and The relative position information of the starting device and the end device, and the information of the starting device.
- 如权利要求2或3所述的电路连线保存方法,其特征在于,电路连线模型包括:任一类型的所述电路连线的所述起点端口的信息、所述终点端口的信息、所述起点器件与所述终点器件的相对位置信息、所述终点器件的信息。The circuit connection preservation method according to claim 2 or 3, wherein the circuit connection model comprises: information of the start port of the circuit connection of any type, information of the end port, and The relative position information of the start device and the end device, and the information of the end device.
- 如权利要求2所述的电路连线保存方法,其特征在于,所述为电路中各种类型电路连线分别建立电路连线模型之前,所述电路连线保存方法还包括:3. The circuit connection preservation method according to claim 2, wherein before the establishment of circuit connection models for various types of circuit connections in the circuit, the circuit connection preservation method further comprises:基于所述电路在电子设计自动化工具中模拟的具体布局,建立坐标系。Based on the specific layout of the circuit simulated in the electronic design automation tool, a coordinate system is established.
- 如权利要求8所述的电路连线保存方法,其特征在于,所述电路连线模型包括所述起点器件的信息,所述起点器件的信息包括该起点器件的坐标信息。8. The circuit connection preservation method according to claim 8, wherein the circuit connection model includes the information of the starting point device, and the information of the starting point device includes the coordinate information of the starting point device.
- 如权利要求9所述的电路连线保存方法,其特征在于,所述起点器件的信息包括基于预设规则对所述起点器件的横坐标和纵坐标进行处理后,得到的一个表征所述起点器件坐标的整数。The method for saving circuit connections according to claim 9, wherein the information of the starting point device comprises processing the abscissa and the ordinate of the starting point device based on a preset rule, and a result representing the starting point is obtained. Integer of device coordinates.
- 如权利要求8所述的电路连线保存方法,其特征在于,所述电路连线模型包括所述终点器件的信息,所述终点器件的信息包括该终点器件的坐标信息。8. The circuit connection preservation method according to claim 8, wherein the circuit connection model includes information of the terminal device, and the information of the terminal device includes coordinate information of the terminal device.
- 如权利要求11所述的电路连线保存方法,其特征在于,所述起点器件的信息包括基于预设规则对所述终点器件的横坐标和纵坐标进行处理后,得到的一个表征所述终点器件坐标的整数。The circuit connection preservation method according to claim 11, wherein the information of the starting point device comprises processing the abscissa and the ordinate of the ending point device based on a preset rule, and a result representing the ending point is obtained. Integer of device coordinates.
- 如权利要求8-12任一项所述的电路连线保存方法,其特征在于,电路包括多个电路模块;所述基于所述电路在电子设计自动化工具中模拟的具体布局,建立坐标系,包括:The method for saving circuit connections according to any one of claims 8-12, wherein the circuit includes a plurality of circuit modules; said establishing a coordinate system based on the specific layout simulated by the circuit in an electronic design automation tool, include:基于所述电路在电子设计自动化工具中模拟的具体布局,根据所述电路模块的排布,建立格点坐标系。Based on the specific layout of the circuit simulated in the electronic design automation tool, a grid point coordinate system is established according to the arrangement of the circuit modules.
- 如权利要求13所述的电路连线保存方法,其特征在于,电路模块包括多个器件;所述基于所述电路在电子设计自动化工具中模拟的具体布局,建立坐标系,包括:The method for saving circuit connections according to claim 13, wherein the circuit module includes a plurality of devices; said establishing a coordinate system based on the specific layout of the circuit simulated in an electronic design automation tool includes:基于所述电路在电子设计自动化工具中模拟的具体布局,根据所述器件的排布,建立器件坐标系。Based on the specific layout simulated by the circuit in the electronic design automation tool, the device coordinate system is established according to the arrangement of the device.
- 如权利要求1所述的电路连线保存方法,其特征在于,每个所述起点器件通过所述电路引线与至少一个所述终点器件连接,每个所述终点器件通过所述电路引线与一个所述起点器件连接。The circuit connection preservation method according to claim 1, wherein each of the starting point device is connected to at least one of the end point devices through the circuit lead, and each of the end point devices is connected to one through the circuit lead. The starting device is connected.
- 如权利要求1所述的电路连线保存方法,其特征在于,同一类型的多个所述电路连线的所述起点器件的个数相同,同一类型的多个所述电路连线的所述终点器件的个数相同。5. The circuit connection preservation method according to claim 1, wherein the number of said starting devices of the plurality of said circuit connections of the same type is the same, and the number of said starting devices of the plurality of said circuit connections of the same type The number of end devices is the same.
- 如权利要求1所述的电路连线保存方法,其特征在于,所述基于所述电路连线模型保存所述电路中的电路连线之后,所述电路连线保存方法还包括:5. The circuit connection saving method according to claim 1, wherein after the circuit connection in the circuit is saved based on the circuit connection model, the circuit connection saving method further comprises:在构建属于所述器件的所述电路连线时,基于所述电路连线模型构建该器件的电路连线。When constructing the circuit wiring belonging to the device, the circuit wiring of the device is constructed based on the circuit wiring model.
- 如权利要求1所述的电路连线保存方法,其特征在于,所述电路为 现场可编程逻辑阵列FPGA芯片电路。The method for saving circuit connections according to claim 1, wherein the circuit is a field programmable logic array FPGA chip circuit.
- 一种FPGA系统,其特征在于,包括处理器、存储器及通信总线;An FPGA system, which is characterized by comprising a processor, a memory and a communication bus;所述通信总线用于实现处理器和存储器之间的连接通信;所述处理器用于执行所述存储器中存储的一个或者多个计算机程序,以实现如权利要求1至10中任一项所述的电路连线保存方法的步骤。The communication bus is used to realize the connection and communication between the processor and the memory; the processor is used to execute one or more computer programs stored in the memory, so as to implement any one of claims 1 to 10 The steps of the circuit wiring preservation method.
- 一种存储介质,所述存储介质存储有一个或者多个计算机程序,所述一个或者多个计算机程序可被一个或者多个处理器执行,以实现如权利要求1至18中任一项所述的电路连线保存方法的步骤。A storage medium, the storage medium stores one or more computer programs, and the one or more computer programs can be executed by one or more processors, so as to realize the one described in any one of claims 1 to 18 The steps of the circuit wiring preservation method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2020566599A JP7062793B2 (en) | 2019-07-22 | 2020-07-16 | Circuit wiring storage method, FPGA system and storage medium |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910662629.5A CN110555233A (en) | 2019-07-22 | 2019-07-22 | circuit connection storage method, device and storage medium |
CN201910662629.5 | 2019-07-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2021013044A1 true WO2021013044A1 (en) | 2021-01-28 |
Family
ID=68736498
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2020/102440 WO2021013044A1 (en) | 2019-07-22 | 2020-07-16 | Circuit connection preservation method, fpga system and storage medium |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP7062793B2 (en) |
CN (1) | CN110555233A (en) |
WO (1) | WO2021013044A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110555233A (en) * | 2019-07-22 | 2019-12-10 | 深圳市紫光同创电子有限公司 | circuit connection storage method, device and storage medium |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050120321A1 (en) * | 2003-12-01 | 2005-06-02 | Lsi Logic Corporation | Integrated circuits, and design and manufacture thereof |
CN105677968A (en) * | 2016-01-06 | 2016-06-15 | 深圳市同创国芯电子有限公司 | Method and device for drawing programmable logic device circuit diagram |
CN109800534A (en) * | 2019-02-14 | 2019-05-24 | 广东高云半导体科技股份有限公司 | FPGA design circuit drawing generating method, device, computer equipment and storage medium |
CN110555233A (en) * | 2019-07-22 | 2019-12-10 | 深圳市紫光同创电子有限公司 | circuit connection storage method, device and storage medium |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2967174B2 (en) * | 1989-08-31 | 1999-10-25 | 富士通株式会社 | Design equipment |
US7203922B2 (en) | 2004-06-01 | 2007-04-10 | Agilent Technologies, Inc. | Merging of infrastructure within a development environment |
JP2006085271A (en) | 2004-09-14 | 2006-03-30 | Sharp Corp | Product design device and product design method |
JP4997860B2 (en) | 2006-07-27 | 2012-08-08 | 富士通株式会社 | Integrated circuit design support program, integrated circuit design support apparatus, and integrated circuit design support method |
CN102446232B (en) * | 2010-10-11 | 2013-09-25 | 瑞昱半导体股份有限公司 | Circuit model extraction method |
CN103123660B (en) * | 2012-12-31 | 2016-03-23 | 清华大学 | A kind of method to software and hardware system CAD mathematics library |
CN103995913A (en) * | 2014-03-18 | 2014-08-20 | 中国电子科技集团公司第十研究所 | Open hierarchical design method for complex electronic system |
-
2019
- 2019-07-22 CN CN201910662629.5A patent/CN110555233A/en active Pending
-
2020
- 2020-07-16 JP JP2020566599A patent/JP7062793B2/en active Active
- 2020-07-16 WO PCT/CN2020/102440 patent/WO2021013044A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050120321A1 (en) * | 2003-12-01 | 2005-06-02 | Lsi Logic Corporation | Integrated circuits, and design and manufacture thereof |
CN105677968A (en) * | 2016-01-06 | 2016-06-15 | 深圳市同创国芯电子有限公司 | Method and device for drawing programmable logic device circuit diagram |
CN109800534A (en) * | 2019-02-14 | 2019-05-24 | 广东高云半导体科技股份有限公司 | FPGA design circuit drawing generating method, device, computer equipment and storage medium |
CN110555233A (en) * | 2019-07-22 | 2019-12-10 | 深圳市紫光同创电子有限公司 | circuit connection storage method, device and storage medium |
Also Published As
Publication number | Publication date |
---|---|
CN110555233A (en) | 2019-12-10 |
JP2021534471A (en) | 2021-12-09 |
JP7062793B2 (en) | 2022-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8769452B2 (en) | Parasitic extraction in an integrated circuit with multi-patterning requirements | |
US20090164963A1 (en) | System and method for routing connections | |
US11263379B2 (en) | Hierarchical clock tree implementation | |
WO2022227564A1 (en) | Circuit layout generation method and apparatus, computer device, and storage medium | |
WO2021013044A1 (en) | Circuit connection preservation method, fpga system and storage medium | |
US8984449B1 (en) | Dynamically generating jog patches for jog violations | |
US9483593B2 (en) | Method for decomposing a hardware model and for accelerating formal verification of the hardware model | |
CN109598067A (en) | Wiring method, wiring system, storage medium and the electronic equipment of printed circuit board | |
US8032855B1 (en) | Method and apparatus for performing incremental placement on a structured application specific integrated circuit | |
US9330211B2 (en) | Simulation system for implementing computing device models in a multi-simulation environment | |
US9721051B2 (en) | Reducing clock skew in synthesized modules | |
CN107169115A (en) | Add the method and device of self-defined participle | |
JP2007219930A (en) | Simulation method and program | |
US7418675B2 (en) | System and method for reducing the power consumption of clock systems | |
US8555232B2 (en) | Wire routing using virtual landing pads | |
US11023646B2 (en) | Hierarchical clock tree construction based on constraints | |
US9177090B1 (en) | In-hierarchy circuit analysis and modification for circuit instances | |
US10394994B2 (en) | Field-effect transistor placement optimization for improved leaf cell routability | |
KR20200144462A (en) | Hierarchical clock tree implementation | |
KR101726663B1 (en) | Method and System for automated I/O-port linking framework between the models using the concept of cloud or cloud-computing in Model Based Design under the block diagram environment | |
JP2010176676A (en) | Heuristic routing for electronic device layout design | |
WO2016018317A1 (en) | System and method for designing a printed circuit board | |
CN106649898B (en) | Packing layout method of adder | |
CN117744553B (en) | Method, device, equipment and storage medium for modeling field programmable gate array | |
TW202024968A (en) | Wiring method, wiring system, storage medium, and electronic device of printed circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2020566599 Country of ref document: JP Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20845113 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20845113 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20845113 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 210922) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20845113 Country of ref document: EP Kind code of ref document: A1 |