WO2020199405A1 - Circuit d'attaque de pixel et panneau d'affichage - Google Patents

Circuit d'attaque de pixel et panneau d'affichage Download PDF

Info

Publication number
WO2020199405A1
WO2020199405A1 PCT/CN2019/094524 CN2019094524W WO2020199405A1 WO 2020199405 A1 WO2020199405 A1 WO 2020199405A1 CN 2019094524 W CN2019094524 W CN 2019094524W WO 2020199405 A1 WO2020199405 A1 WO 2020199405A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
electrically connected
node
control signal
signal
Prior art date
Application number
PCT/CN2019/094524
Other languages
English (en)
Chinese (zh)
Inventor
蔡玉莹
Original Assignee
深圳市华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电半导体显示技术有限公司 filed Critical 深圳市华星光电半导体显示技术有限公司
Publication of WO2020199405A1 publication Critical patent/WO2020199405A1/fr

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3258—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the voltage across the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes

Definitions

  • This application relates to the field of display technology, in particular to a pixel drive circuit and a display panel.
  • OLED(Organic Light Emitting Diode (Organic Light Emitting Diode) display panels have the advantages of high brightness, wide viewing angle, fast response speed, low power consumption, etc., and have been widely used in the field of high-performance displays.
  • the pixels are arranged in a matrix with multiple rows and multiple columns.
  • Each pixel is usually composed of two transistors and one capacitor, commonly known as 2T1C circuit.
  • the transistor has the problem of threshold voltage drift.
  • OLED pixel drive circuit needs corresponding compensation structure.
  • the compensation structure of the OLED pixel driving circuit is relatively complicated, which occupies a large area when designing a layout, which is not conducive to the design of a high PPI (Pixels Per Inch, pixel density) display panel.
  • the purpose of the embodiments of the present application is to provide a pixel driving circuit and a display panel, which can solve the technical problem that the compensation structure of the existing pixel driving circuit is relatively complicated and a large area is occupied when designing the layout.
  • An embodiment of the application provides a pixel driving circuit, including: a first transistor, a second transistor, a third transistor, a first capacitor, a second capacitor, and a light emitting device;
  • the gate of the first transistor is electrically connected to a first node, the source of the first transistor is electrically connected to a power supply voltage, and the drain of the first transistor is electrically connected to a second node;
  • the gate of the second transistor is electrically connected to the first control signal, the source of the second transistor is electrically connected to the data signal, and the drain of the second transistor is electrically connected to the first node;
  • the gate of the third transistor is electrically connected to a scan signal, the source of the third transistor is electrically connected to the second control signal, and the drain of the third transistor is electrically connected to a third node;
  • a first terminal of the first capacitor is electrically connected to the first node, and a second terminal of the first capacitor is electrically connected to the third node;
  • the first terminal of the second capacitor is electrically connected to the second node, and the second terminal of the second capacitor is electrically connected to the third node;
  • the anode terminal of the light emitting device is electrically connected to the second node, and the cathode terminal of the light emitting device is electrically connected to the ground terminal;
  • the current flowing through the light emitting device is independent of the threshold voltage of the first transistor; the light emitting device is an organic light emitting diode.
  • the combination of the first control signal, the second control signal, the scan signal, and the data signal sequentially corresponds to an initialization phase, a threshold voltage detection phase, and a threshold voltage compensation phase.
  • Phase and light-emitting phase; the data signal includes a reference low potential and a display high potential.
  • the first control signal is at a low potential
  • the second control signal is changed from a high potential to a low potential
  • the scan signal is at a high potential.
  • the data signal is the reference low potential.
  • the first control signal is at a high potential
  • the second control signal is at a low potential
  • the scan signal is at a low potential
  • the data The signal is the reference low potential.
  • the first control signal is at a high potential
  • the second control signal is at a low potential
  • the scan signal is at a low potential
  • the data The signal is the display high potential
  • the first control signal is at a low potential
  • the second control signal is at a low potential
  • the scan signal is at a low potential
  • the data signal is The reference low potential.
  • the first transistor, the second transistor, and the third transistor are all low-temperature polysilicon thin film transistors, oxide semiconductor thin film transistors, or amorphous silicon thin film transistors.
  • An embodiment of the present application also provides a pixel driving circuit, including: a first transistor, a second transistor, a third transistor, a first capacitor, a second capacitor, and a light emitting device;
  • the gate of the first transistor is electrically connected to a first node, the source of the first transistor is electrically connected to a power supply voltage, and the drain of the first transistor is electrically connected to a second node;
  • the gate of the second transistor is electrically connected to the first control signal, the source of the second transistor is electrically connected to the data signal, and the drain of the second transistor is electrically connected to the first node;
  • the gate of the third transistor is electrically connected to a scan signal, the source of the third transistor is electrically connected to the second control signal, and the drain of the third transistor is electrically connected to a third node;
  • a first terminal of the first capacitor is electrically connected to the first node, and a second terminal of the first capacitor is electrically connected to the third node;
  • the first terminal of the second capacitor is electrically connected to the second node, and the second terminal of the second capacitor is electrically connected to the third node;
  • the anode terminal of the light emitting device is electrically connected to the second node, and the cathode terminal of the light emitting device is electrically connected to the ground terminal.
  • the combination of the first control signal, the second control signal, the scan signal, and the data signal sequentially corresponds to an initialization phase, a threshold voltage detection phase, and a threshold voltage compensation phase.
  • Phase and light-emitting phase; the data signal includes a reference low potential and a display high potential.
  • the first control signal is at a low potential
  • the second control signal is changed from a high potential to a low potential
  • the scan signal is at a high potential.
  • the data signal is the reference low potential.
  • the first control signal is at a high potential
  • the second control signal is at a low potential
  • the scan signal is at a low potential
  • the data The signal is the reference low potential.
  • the first control signal is at a high potential
  • the second control signal is at a low potential
  • the scan signal is at a low potential
  • the data The signal is the display high potential
  • the first control signal is at a low potential
  • the second control signal is at a low potential
  • the scan signal is at a low potential
  • the data signal is The reference low potential.
  • the first transistor, the second transistor, and the third transistor are all low-temperature polysilicon thin film transistors, oxide semiconductor thin film transistors, or amorphous silicon thin film transistors.
  • the current flowing through the light emitting device is independent of the threshold voltage of the first transistor.
  • the light-emitting device is an organic light-emitting diode.
  • An embodiment of the application also provides a display panel, which includes a pixel drive circuit, and the pixel circuit includes a first transistor, a second transistor, a third transistor, a first capacitor, a second capacitor, and a light emitting device;
  • the gate of the first transistor is electrically connected to a first node, the source of the first transistor is electrically connected to a power supply voltage, and the drain of the first transistor is electrically connected to a second node;
  • the gate of the second transistor is electrically connected to the first control signal, the source of the second transistor is electrically connected to the data signal, and the drain of the second transistor is electrically connected to the first node;
  • the gate of the third transistor is electrically connected to a scan signal, the source of the third transistor is electrically connected to the second control signal, and the drain of the third transistor is electrically connected to a third node;
  • a first terminal of the first capacitor is electrically connected to the first node, and a second terminal of the first capacitor is electrically connected to the third node;
  • the first terminal of the second capacitor is electrically connected to the second node, and the second terminal of the second capacitor is electrically connected to the third node;
  • the anode terminal of the light emitting device is electrically connected to the second node, and the cathode terminal of the light emitting device is electrically connected to the ground terminal.
  • the combination of the first control signal, the second control signal, the scan signal, and the data signal sequentially corresponds to an initialization phase, a threshold voltage detection phase, and a threshold voltage compensation phase.
  • the light-emitting stage; the data signal includes a reference low potential and a display high potential.
  • the current flowing through the light emitting device is independent of the threshold voltage of the first transistor.
  • the light emitting device is an organic light emitting diode.
  • the pixel drive circuit and the display panel provided by the embodiments of the present application use a pixel drive circuit with a 3T2C structure to effectively compensate the threshold voltage of the drive transistor in each pixel.
  • the compensation structure of the pixel drive circuit is relatively simple, so that the design is not No need to take up a lot of area.
  • FIG. 1 is a schematic structural diagram of a pixel driving circuit provided by an embodiment of the application
  • FIG. 2 is a timing diagram of a pixel driving circuit provided by an embodiment of the application.
  • FIG. 3 is a schematic diagram of the path of the pixel driving circuit provided by the embodiment of the application in the initialization phase under the driving timing shown in FIG. 2;
  • FIG. 4 is a schematic diagram of the path of the pixel driving circuit provided by the application embodiment in the threshold voltage detection phase under the driving timing shown in FIG. 2;
  • FIG. 5 is a schematic diagram of the path of the pixel driving circuit provided by the application embodiment in the threshold voltage compensation stage under the driving timing shown in FIG. 2;
  • FIG. 6 is a schematic diagram of the path of the pixel driving circuit provided by the application embodiment in the light-emitting phase under the driving timing shown in FIG. 2.
  • the transistors used in all the embodiments of this application can be thin film transistors or field effect transistors or other devices with the same characteristics. Since the source and drain of the transistor used here are symmetrical, the source and drain can be interchanged of. In the embodiments of the present application, in order to distinguish the two poles of the transistor except the gate, one of the poles is called the source and the other is called the drain. According to the form in the figure, it is stipulated that the middle end of the switching transistor is the gate, the signal input end is the source, and the output end is the drain.
  • the transistors used in the embodiments of the present application may include P-type transistors and/or N-type transistors. The P-type transistor is turned on when the gate is at a low level, and turned off when the gate is at a high level. The gate is turned on when the gate is high, and it is turned off when the gate is low.
  • FIG. 1 is a schematic structural diagram of a pixel driving circuit provided by an embodiment of the application.
  • the pixel driving circuit provided by the embodiment of the present application includes: a first transistor T1, a second transistor T2, a third transistor T3, a first capacitor C1, a second capacitor C2, and a light-emitting device OLED. It can be an organic light emitting diode. That is, the embodiment of the present application adopts the pixel driving circuit of the 3T2C structure to effectively compensate the threshold voltage of the driving transistor in each pixel, and uses fewer components, the structure is simple and stable, and the cost is saved.
  • the first transistor T1 in the pixel driving circuit is a driving transistor.
  • the gate of the first transistor T1 is electrically connected to the first node g
  • the source of the first transistor T1 is electrically connected to the power supply voltage Vdd
  • the drain of the first transistor T1 is electrically connected to the second node s.
  • the gate of the second transistor T2 is electrically connected to the first control signal S1
  • the source of the second transistor T2 is electrically connected to the data signal D
  • the drain of the second transistor T2 is electrically connected to the first node g.
  • the gate of the third transistor T3 is electrically connected to the scan signal G
  • the source of the third transistor T3 is electrically connected to the second control signal S2
  • the drain of the third transistor T3 is electrically connected to the third node a.
  • the first terminal of the first capacitor C1 is electrically connected to the first node g, and the second terminal of the first capacitor C1 is electrically connected to the third node a.
  • the first terminal of the second capacitor C2 is electrically connected to the second node s, and the second terminal of the second capacitor C2 is electrically connected to the third node a.
  • the anode terminal of the light emitting device OLED is electrically connected to the second node s, and the cathode terminal of the light emitting device OLED is electrically connected to the ground terminal.
  • the first transistor T1, the second transistor T2, and the third transistor T3 are all low-temperature polysilicon thin film transistors, oxide semiconductor thin film transistors, or amorphous silicon thin film transistors.
  • the transistors in the pixel driving circuit provided by the embodiments of the present application are the same type of transistors, so as to avoid the influence of the difference between different types of transistors on the pixel driving circuit.
  • FIG. 2 is a timing diagram of the pixel driving circuit provided by an embodiment of the application.
  • the combination of the first control signal S1, the second control signal S2, the scan signal G, and the data signal D corresponds to the initialization phase t1, the threshold voltage detection phase t2, the threshold voltage compensation phase t3, and the light emitting phase t4.
  • the data signal D includes a reference low potential Vref and a display high potential Vdata.
  • the first control signal S1 is at a low level
  • the second control signal S2 is changed from a high level Vgh to a low level Vgl
  • the scan signal G is at a high level
  • the data signal D is a reference low level Vref .
  • the first control signal S1 is at a high level
  • the second control signal S2 is at a low level
  • the scan signal G is at a low level
  • the data signal D is at a reference low level Vref.
  • the first control signal S1 is at a high level
  • the second control signal S2 is at a low level
  • the scan signal G is at a low level
  • the data signal D is a high level Vdata.
  • the first control signal S1 is at a low potential
  • the second control signal S2 is at a low potential
  • the scan signal G is at a low potential
  • the data signal D is a reference low potential Vref.
  • FIG. 3 is a schematic diagram of a path of the pixel driving circuit provided by the application embodiment in the initialization phase in the driving sequence shown in FIG. 2.
  • the first control signal S1 is at a low potential
  • the second transistor T2 is turned off
  • the reference low potential Vref of the data signal D fails to be output to the first node g.
  • the scan signal G is at a high potential
  • the third transistor T3 is turned on
  • the second control signal S2 is output to the third node a.
  • the second control signal S2 changes from a high potential Vgh to a low potential Vgl
  • the third node a is electrically connected to the second end of the first capacitor C1 and the second end of the second capacitor C2, that is, The potential of the second terminal of the first capacitor C1 and the second terminal of the second capacitor C2 is changed from a high potential to a low potential. Therefore, due to the capacitive coupling effect, the potential of the first terminal of the first capacitor C1 is also correspondingly pulled down, and the potential of the first terminal of the second capacitor C2 is also correspondingly pulled down.
  • the first end of the first capacitor C1 is electrically connected to the first node g, and the first end of the second capacitor C2 is electrically connected to the second node s. Therefore, the potential of the first node g is also lowered accordingly, and the second node The potential of s is also pulled down accordingly. At this time, the first transistor T1 is turned off.
  • FIG. 4 is a schematic diagram of the path of the pixel driving circuit provided by the application embodiment in the threshold voltage detection phase in the driving sequence shown in FIG. 2.
  • the scan signal G is at a low level
  • the third transistor T3 is turned off
  • the low level of the second control signal S2 fails to be output to the third node a.
  • the first control signal S1 is at a high potential
  • the second transistor T2 is turned on
  • the reference low potential Vref of the data signal D is output to the first node g.
  • the reference low potential Vref of the data signal D needs to be set to a The potential at which a transistor T1 is turned on. That is, the first transistor T1 is turned on, and the power supply voltage Vdd charges the first transistor T1 until the first transistor T1 is turned off.
  • FIG. 5 is a schematic diagram of the path of the pixel driving circuit provided by the application embodiment in the threshold voltage compensation stage under the driving sequence shown in FIG. 2.
  • the scan signal G is at a low level
  • the third transistor T3 is turned off
  • the low level of the second control signal S2 fails to be output to the third node a.
  • the first control signal S1 is at a high potential
  • the second transistor T2 is turned on
  • the display high potential Vdata of the data signal D is output to the first node g. Due to the capacitive coupling effect, the potential of the second node s also changes accordingly.
  • FIG. 6 is a schematic diagram of the light-emitting phase of the pixel driving circuit provided by the application embodiment in the driving sequence shown in FIG. 2.
  • the first control signal S1 is at a low potential
  • the scanning signal G is at a high potential
  • the second transistor T2 is turned off
  • the third transistor T3 is turned off. Due to the storage effect of the first capacitor C1 and the second capacitor C2, the voltage difference between the potential of the first node g and the potential of the second node s remains unchanged.
  • I OLED 1/2Cox( ⁇ W/L)(Vgs1-Vth) 2 , where I OLED is the current flowing through the light-emitting device OLED, ⁇ is the carrier mobility of the first transistor T1, W and L are the first The width and length of the channel of the transistor T1, Vgs1 is the voltage difference between the gate and the drain of the first transistor T1, and Vth is the threshold voltage of the first transistor T1.
  • the voltage difference between the gate and the drain of the first transistor T1 is equal to the voltage difference between the potential of the first node g and the potential of the second node s.
  • V gs Vdata-Vref+Vth- ⁇ V, into the above formula, we have:
  • I OLED 1/2Cox( ⁇ W/L)(Vdata-Vref+Vth- ⁇ V-Vth) 2
  • the current of the light-emitting device OLED has nothing to do with the threshold voltage of the first transistor T1, and the compensation function is realized.
  • the light emitting device OLED emits light, and the current flowing through the light emitting device OLED has nothing to do with the threshold voltage of the first transistor T1.
  • the embodiment of the application itself also provides a display panel, which includes the above-mentioned pixel driving circuit.
  • a display panel which includes the above-mentioned pixel driving circuit.
  • the pixel driving circuit please refer to the above description of the pixel driving circuit, which will not be repeated here.
  • the pixel drive circuit and the display panel provided by the embodiments of the present application use a pixel drive circuit with a 3T2C structure to effectively compensate the threshold voltage of the drive transistor in each pixel.
  • the compensation structure of the pixel drive circuit is relatively simple, so that the design is not No need to take up a lot of area.

Abstract

L'invention concerne un circuit d'attaque de pixel et un panneau d'affichage. Un circuit d'attaque de pixel de structure 3T2C est utilisé pour compenser efficacement la tension de seuil (Vth) d'un transistor d'attaque dans chaque pixel. Le circuit d'attaque de pixel a une structure de compensation simple et n'occupe pas trop d'espace dans la conception.
PCT/CN2019/094524 2019-04-04 2019-07-03 Circuit d'attaque de pixel et panneau d'affichage WO2020199405A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910268789.1A CN109859688B (zh) 2019-04-04 2019-04-04 像素驱动电路及显示面板
CN201910268789.1 2019-04-04

Publications (1)

Publication Number Publication Date
WO2020199405A1 true WO2020199405A1 (fr) 2020-10-08

Family

ID=66903248

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/094524 WO2020199405A1 (fr) 2019-04-04 2019-07-03 Circuit d'attaque de pixel et panneau d'affichage

Country Status (2)

Country Link
CN (1) CN109859688B (fr)
WO (1) WO2020199405A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109859688B (zh) * 2019-04-04 2021-07-06 深圳市华星光电半导体显示技术有限公司 像素驱动电路及显示面板

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103295519A (zh) * 2012-03-05 2013-09-11 群康科技(深圳)有限公司 显示器与驱动像素方法
US20140292740A1 (en) * 2013-03-28 2014-10-02 Innolux Corporation Pixel circuit and driving method and display device thereof
CN104700778A (zh) * 2015-03-27 2015-06-10 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN106409233A (zh) * 2016-11-28 2017-02-15 上海天马有机发光显示技术有限公司 一种像素电路、其驱动方法及有机发光显示面板
CN107369413A (zh) * 2017-09-22 2017-11-21 京东方科技集团股份有限公司 一种像素补偿电路、其驱动方法、显示面板及显示装置
CN109859688A (zh) * 2019-04-04 2019-06-07 深圳市华星光电半导体显示技术有限公司 像素驱动电路及显示面板

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0301659D0 (en) * 2003-01-24 2003-02-26 Koninkl Philips Electronics Nv Electroluminescent display devices
TWI462080B (zh) * 2012-08-14 2014-11-21 Au Optronics Corp 主動式有機發光二極體電路及其操作方法
TWI653618B (zh) * 2017-03-14 2019-03-11 鴻海精密工業股份有限公司 畫素驅動電路及具有畫素驅動電路的顯示裝置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103295519A (zh) * 2012-03-05 2013-09-11 群康科技(深圳)有限公司 显示器与驱动像素方法
US20140292740A1 (en) * 2013-03-28 2014-10-02 Innolux Corporation Pixel circuit and driving method and display device thereof
CN104700778A (zh) * 2015-03-27 2015-06-10 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN106409233A (zh) * 2016-11-28 2017-02-15 上海天马有机发光显示技术有限公司 一种像素电路、其驱动方法及有机发光显示面板
CN107369413A (zh) * 2017-09-22 2017-11-21 京东方科技集团股份有限公司 一种像素补偿电路、其驱动方法、显示面板及显示装置
CN109859688A (zh) * 2019-04-04 2019-06-07 深圳市华星光电半导体显示技术有限公司 像素驱动电路及显示面板

Also Published As

Publication number Publication date
CN109859688A (zh) 2019-06-07
CN109859688B (zh) 2021-07-06

Similar Documents

Publication Publication Date Title
WO2021068637A1 (fr) Circuit de pixel et procédé d'attaque associé, et panneau d'affichage
US11361712B2 (en) Pixel circuit, driving method thereof, and display device
US10354592B2 (en) AMOLED pixel driver circuit
US8941309B2 (en) Voltage-driven pixel circuit, driving method thereof and display panel
WO2016119304A1 (fr) Circuit d'attaque de pixel amoled et son procédé d'attaque
WO2016145693A1 (fr) Circuit de commande de pixels amoled et procédé de commande de pixels
WO2016155053A1 (fr) Circuit de pilotage de pixel à diode électroluminescente organique à matrice active (amoled) et procédé de pilotage de pixel
WO2023005694A1 (fr) Circuit de pixels et son procédé d'excitation, et écran d'affichage
WO2020001027A1 (fr) Circuit et procédé d'attaque de pixels, et dispositif d'affichage
WO2016150372A1 (fr) Circuit de pixel et son procédé de pilotage, et dispositif d'affichage
US20140176404A1 (en) Pixel circuit for organic light emitting display and driving method thereof, organic light emitting display
WO2017156826A1 (fr) Circuit d'entraînement de pixel à diode électroluminescente organique à matrice active (amoled) et procédé d'entraînement de pixels
US10515590B2 (en) Pixel compensation circuit, driving method, display panel and display device
CN113571009B (zh) 发光器件驱动电路、背光模组以及显示面板
WO2015188533A1 (fr) Circuit d'attaque de pixel, procédé d'attaque, substrat de réseau et dispositif d'affichage
WO2015188532A1 (fr) Circuit d'attaque de pixels, procédé d'attaque, substrat de matrice et dispositif d'affichage
CN108777131B (zh) Amoled像素驱动电路及驱动方法
WO2014176834A1 (fr) Circuit de pixel, son procédé d'attaque et dispositif d'affichage
WO2016119305A1 (fr) Circuit d'attaque de pixels amoled et procédé d'attaque de pixels
US11741901B1 (en) Pixel drive circuit and display panel
WO2021012430A1 (fr) Circuit d'attaque de pixel et panneau d'affichage
WO2024021465A1 (fr) Circuit d'attaque de pixel et panneau d'affichage
WO2021196279A1 (fr) Circuit d'attaque de pixel et panneau d'affichage
WO2020177258A1 (fr) Circuit d'attaque de pixel et panneau d'affichage
WO2020206857A1 (fr) Circuit de pilotage de pixel et panneau d'affichage

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19923247

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19923247

Country of ref document: EP

Kind code of ref document: A1