WO2020199164A1

WO2020199164A1 - Display panel and display device

Info

Publication number: WO2020199164A1
Application number: PCT/CN2019/081277
Authority: WO
Inventors: 尹翔
Original assignee: 深圳市柔宇科技有限公司
Priority date: 2019-04-03
Filing date: 2019-04-03
Publication date: 2020-10-08
Also published as: CN113348407A

Abstract

A display panel (10) and a display device. The display panel (10) comprises a drive layer (20), a pixel unit (30), and a signal shielding layer (40). The drive layer (20) is provided with an electrode wire component (50). The pixel unit (30) comprises a pixel electrode layer (31) stacked on the drive layer (20). The signal shielding layer (40) is stacked between the drive layer (20) and the pixel unit (30), and is used to shield the pixel electrode layer (31) against interference from signals transmitted in the electrode wire component (50). Thus, the invention can reduce the impact of signals transmitted in the electrode wire component (50) on voltages or currents in the pixel electrode layer (31), thereby reducing signal crosstalk of the display panel (10), and improving the display performance of the display panel (10).

Description

Display panel and display device

Technical field

The embodiments of the present application relate to the field of display technology, and in particular to a display panel and a display device.

Background technique

The overlap capacitance between the metal trace and the cathode in the existing display panel is relatively large, which is prone to signal crosstalk. When high-frequency signals are passed through the metal traces, the voltage of the cathode is easily affected and fluctuates, thereby affecting the display effect of the display panel.

Summary of the invention

The embodiments of the present application provide a display panel and a display device, which can improve the display effect of the display panel.

The embodiments of this application provide the following technical solutions to solve their technical problems:

A display panel including:

The driving layer is provided with electrode line components;

The pixel unit includes a pixel electrode layer, and the pixel electrode layer is laminated on the driving layer;

The signal shielding layer is laminated between the driving layer and the pixel unit, and is used to shield the interference of the signal flowing through the electrode line assembly to the pixel electrode layer.

Optionally, let the plane where the driving layer is located be a projection plane, and the orthographic projection of the signal shielding layer on the projection plane at least partially covers the electrode wire assembly.

Optionally, the electrode wire assembly includes:

A plurality of first electrode lines are sequentially arranged on the driving layer;

A plurality of second electrode lines are arranged on the driving layer in sequence;

Wherein, the orthographic projection of the signal shielding layer on the projection plane covers at least part of the plurality of first electrode lines and/or the plurality of second electrode lines.

Optionally, the signal shielding layer includes:

A first signal shielding layer, the orthographic projection of the first signal shielding layer on the projection plane covers all of the plurality of first electrode lines;

A second signal shielding layer, the orthographic projection of the second signal shielding layer on the projection plane covers all of the plurality of second electrode lines.

Optionally, the first signal shielding layer includes a plurality of first signal shielding portions, and the orthographic projection of each of the first signal shielding portions on the projection plane covers a corresponding one of the first electrode lines, and each One ends of the first signal shielding portion are all connected to the same preset potential.

Optionally, the second signal shielding layer includes a plurality of second signal shielding portions, and the orthographic projection of each second signal shielding portion on the projection plane covers a corresponding one of the second electrode lines, and each One ends of the second signal shielding portion are all connected to the same preset potential.

Optionally, any two first electrode lines in the plurality of first electrode lines are parallel to each other, any two second electrode lines in the plurality of second electrode lines are parallel to each other, and the plurality of second electrode lines Any one of the second electrode lines intersects any one of the plurality of first electrode lines;

Any one of the second signal shielding parts and any one of the first signal shielding parts have overlapping parts.

Optionally, one end of each of the first signal shielding portions extends out of the display area of the display panel;

or,

One end of each second signal shielding portion extends out of the display area of the display panel.

Optionally, the first electrode line is a data line, and the second electrode line is a scan line;

or,

The first electrode line is a scan line, and the second electrode line is a data line.

Optionally, the signal shielding layer is connected to a preset potential.

Optionally, the preset potential is a ground potential.

Optionally, the pixel electrode layer is a cathode.

Optionally, the driving layer includes:

The switch array layer is provided with the electrode wire assembly;

A passivation layer laminated on the switch array layer;

A substrate laminated on the passivation layer and away from the switch array layer; and

The pixel defining layer is laminated on the substrate and away from the passivation layer, and the pixel electrode layer is laminated on the pixel defining layer and away from the substrate.

Optionally, the substrate is patterned to form the signal shielding layer.

Optionally, the driving layer further includes a first insulating layer, the first insulating layer is laminated between the switch array layer and the passivation layer, and the signal shielding layer is laminated on the first insulating layer And the passivation layer.

Optionally, the driving layer further includes a second insulating layer, the second insulating layer is laminated between the substrate and the pixel defining layer, and the signal shielding layer is laminated on the second insulating layer and The pixels define between layers.

A thin film transistor substrate includes the thin film transistor.

A display device includes the display panel as described above.

Compared with the prior art, in the display panel provided by the embodiment of the present application, the driving layer is provided with an electrode line assembly, the pixel unit includes a pixel electrode layer, the pixel electrode layer is laminated on the driving layer, and the signal shielding layer is laminated on the driving layer and Between the pixel units, the signal shielding layer is used to shield the interference of the signal flowing through the electrode line assembly on the pixel electrode layer. Therefore, it can reduce the influence of the signal on the voltage or current in the pixel electrode layer, thereby improving the signal crosstalk of the display panel Phenomenon, thereby improving the display effect of the display panel.

Description of the drawings

In order to explain the technical solutions of the embodiments of the present application more clearly, the following will briefly introduce the drawings that need to be used in the embodiments of the present application. Obviously, the drawings described below are only some embodiments of the present application. For those of ordinary skill in the art, other drawings can be obtained based on these drawings without creative work.

FIG. 1a is a schematic cross-sectional view of a display panel provided by an embodiment of the present application;

FIG. 1b is a schematic diagram of the layout between the electrode line assembly, the pixel electrode layer, and the signal shielding layer in a display panel provided by an embodiment of the present application;

FIG. 1c is a schematic diagram of orthographic projection of the signal shielding layer onto the projection plane with the plane where the driving layer is located as the projection plane provided by an embodiment of the present application;

2 is a schematic diagram of the layout between the electrode line assembly, the pixel electrode layer and the signal shielding layer in a display panel provided by another embodiment of the present application;

3a is a schematic cross-sectional view of the display panel cut along the AA" direction at the overlapping portion of the signal shielding layer, the first wiring layer, and the second wiring layer according to an embodiment of the present application;

3b is a schematic cross-sectional view of the display panel along the AA″ direction at the overlapping portion of the signal shielding layer, the first wiring layer, and the second wiring layer according to another embodiment of the present application;

3c is a schematic cross-sectional view of the display panel along the AA″ direction at the overlapped portion of the signal shielding layer, the first wiring layer, and the second wiring layer provided by still another embodiment of the present application.

detailed description

In order to facilitate the understanding of the application, the application will be described in more detail below in conjunction with the drawings and specific embodiments. It should be noted that when an element is expressed as being "fixed to" another element, it can be directly on the other element, or there can be one or more elements in between. When an element is said to be "connected" to another element, it can be directly connected to the other element, or there may be one or more intervening elements in between. The terms "vertical", "horizontal", "left", "right", "inner", "outer" and similar expressions used in this specification are only for explanatory purposes and only express substantial positional relationships. For example, for "vertical", if a certain positional relationship is not strictly vertical because it achieves a certain purpose, but is essentially vertical, or uses vertical characteristics, it belongs to the "vertical" category described in this specification.

Unless otherwise defined, all technical and scientific terms used in this specification have the same meaning as commonly understood by those skilled in the technical field of this application. The terminology used in the description of this application is only for the purpose of describing specific embodiments, and is not used to limit the application. The term "and/or" as used in this specification includes any and all combinations of one or more related listed items.

It can be understood that, for one or more interlayer substances involved in the embodiments of the present application as shown herein, the positional relationship between the layers uses terms such as "laminated" or "formed" or "applied" or "arranged". In the expression, those skilled in the art can understand that: any term such as "laminated" or "formed" or "applied" can cover all the ways, types and techniques of "laminated". For example, sputtering, electroplating, molding, chemical vapor deposition (Chemical Vapor Deposition, CVD), physical vapor deposition (Physical Vapor Deposition, PVD), evaporation, hybrid physical-chemical vapor deposition (Hybrid Physical-Chemical Vapor Deposition, HPCVD) , Plasma Enhanced Chemical Vapor Deposition (PECVD), Low Pressure Chemical Vapor Deposition (LPCVD), etc.

In addition, the technical features involved in the different embodiments of the application described below can be combined with each other as long as they do not conflict with each other.

The structural shape of the thin film transistor provided by the embodiments of the present application can be square, rectangular, ring or diamond, etc. It is understood that the "ring" herein includes an approximate ring, as long as those skilled in the art, according to the content described herein, Other replacements or improvements are made to the structure and shape of the thin film transistor, and all thin film transistors with a certain structure and shape should fall within the protection scope of the embodiments of the present application.

Please refer to FIGS. 1 a and 1 b together. A display panel 10 provided by an embodiment of the present application includes a driving layer 20, a pixel unit 30 and a signal shielding layer 40.

Based on different driving technologies, or based on the structural design or material selection of the pixel unit, the display panel 10 provided in this embodiment may be a TFT screen (Thin Film Transistor, TFT film field effect transistor) or a TFD screen (Thin Film Diode, TFD film diode), UFB screen (Ultra Fine Bright, UFB), STN screen (Super Twisted Nematic, STN), OLED screen (Organic Light-Emitting Diode, OLED organic light-emitting diode), AMOLED screen (Active Matrix/Organic Light Emitting Diode) , AMOLED active matrix organic light-emitting diode panel) and so on.

The display panel 10 includes a display area 11, and the display area 11 is used to display images generated under the action of a plurality of pixel units 30.

The driving layer 20 is used to drive the pixel unit 30 to display images. The driving layer 20 can adopt any suitable driving structure. For example, the driving layer 20 can adopt a thin film transistor array substrate composed of bottom gate thin film transistors, or a top gate The thin film transistor array substrate composed of thin film transistors can even be a thin film transistor array substrate composed of double gate thin film transistors mixed with bottom gate and top gate.

The driving layer 20 is provided with an electrode line assembly 50, which is used to transmit scan signals and/or data signals. For example, when the electrode line assembly 50 is applied with a scan signal to gate the corresponding thin film transistors in the driving layer 20, the data The signal can then be output to the corresponding pixel unit 30. The layout of the electrode wire assembly 50 on the driving layer 20 can be defined by itself according to actual business requirements.

The pixel unit 30 is used to display an image. The pixel unit 30 here can be an LCD pixel unit or an OLED pixel unit. For example, when the pixel unit is an OLED pixel unit, the pixel unit 30 includes an anode, an organic functional layer, etc. , Cathode, polarizer, touch module, etc. The organic functional layer may be composed of the following structural layers in sequence: a hole injection layer, a hole transport layer, an organic light emitting layer, an electron transport layer, and an electron injection layer.

In this embodiment, the pixel unit 30 includes a pixel electrode layer 31, and the pixel electrode layer 31 is laminated on the driving layer 20. The pixel electrode layer 31 serves as an electrode for being applied with a voltage. When a positive voltage is applied to the pixel electrode layer 31, the pixel electrode layer 31 is an anode. When a negative voltage is applied to the pixel electrode layer 31, the pixel electrode layer 13 is a cathode.

The signal shielding layer 40 is laminated between the driving layer 20 and the pixel unit 30. The signal shielding layer 40 is used to shield the interference of the signal flowing through the electrode line assembly 50 to the pixel electrode layer 31. For example, the signal is a high-frequency signal or an enable If the signal lacks the shielding effect of the signal shielding layer 40, the high-frequency signal or the enable signal will greatly affect the stability and reliability of the voltage or current in the pixel electrode layer 31. Through the shielding effect of the signal shielding layer 40, the voltage or current in the pixel electrode layer 31 is relatively stable and reliable, so as to display reliable and high-quality images.

In some embodiments, the signal shielding layer 40 is made of metal materials or metal oxides.

In general, because the signal shielding layer 40 can shield the interference of the signal flowing through the electrode line assembly 50 on the pixel electrode layer, thereby reducing the influence of high-frequency signals on the voltage or current in the pixel electrode layer 31, thereby improving the signal of the display panel 10. The crosstalk phenomenon further improves the display effect of the display panel 10.

Generally, regardless of whether the pixel electrode layer 31 is used as an anode or a cathode, an overlap capacitance is formed between the pixel electrode layer 31 and the pixel electrode layer 31. Therefore, when a high frequency signal flows through the electrode line assembly 50, the high frequency signal will affect The voltage or current to the pixel electrode layer 31 is stable.

In this embodiment, referring to FIG. 1c, in order to better realize the shielding effect, the plane where the driving layer 20 is located is the projection plane 20a, and the orthographic projection 20b of the signal shielding layer 40 on the projection plane covers the electrode wire assembly 50. When the high-frequency signal flows through the electrode line assembly 50, the signal shielding layer 40 is provided directly above the electrode line assembly 50, that is, the signal shielding layer 40 is interposed between the electrode line assembly 50 and the pixel electrode layer 31. The signal shielding layer 40 can shield the influence of high-frequency signals on the voltage or current in the pixel electrode layer 31.

It is worth noting that in FIG. 1b or FIG. 1c, in order to visually reflect that the orthographic projection of the signal shielding layer 40 on the projection plane can cover the electrode wire assembly 50, the width of the orthographic projection is greater than the width of the electrode wire assembly 50, it is understandable that In some embodiments, the shape or width of the orthographic projection can be better adapted to the shape or width of the electrode wire assembly 50.

It can be understood that, in FIG. 1c, the orthographic projection of the signal shielding layer 40 on the projection plane is to completely cover the electrode wire assembly 50. In some embodiments, the orthographic projection of the signal shielding layer 40 on the projection plane may also partially cover the electrode wire assembly 50.

In some embodiments, the signal shielding layer 40 is connected to a preset potential, where the preset potential is any suitable constant potential, for example, the preset potential is a ground potential. Since the signal shielding layer 40 is connected to the same preset potential, it can ensure that when the signal shielding layer 40 shields high-frequency signals, the signal shielding layer 40 has a uniform reference potential to avoid local currents or harmful magnetic fields caused by high-frequency signals. Interference, thereby reliably improving the signal shielding layer 40 to shield the interference of high frequency signals on the pixel electrode layer 31.

Generally, the metal layer wiring design scheme of most display panels is as follows: the scan line is wired on the thin film transistor substrate, the data line is wired on the scan line, the cathode is laid out on the data line, and the anode is laid out on the cathode. Above, it can be seen from the above layout structure that the cathode is the closest to the data line, and the overlap capacitance between the cathode and the data line is relatively large, and high-frequency signals are easier to couple to the voltage or current of the cathode, thereby causing signal crosstalk. When the pixel electrode layer 31 is a cathode, the shielding effect of the signal shielding layer 40 can make the display effect of the display panel provided by this embodiment better than most existing display panels.

In some embodiments, referring to FIG. 2, the electrode wire assembly 50 includes a plurality of first electrode wires 501 and a plurality of second electrode wires 502.

A plurality of first electrode lines 501 are sequentially arranged on the driving layer 20, and a plurality of second electrode lines 502 are sequentially arranged on the driving layer 20. Among them, when the first electrode lines 501 are data lines, the second electrode lines 502 Is the scan line. When the first electrode line 501 is a scan line, the second electrode line 502 is a data line.

In this embodiment, the orthographic projection of the signal shielding layer 40 on the projection plane covers at least part of the first electrode lines 501 and/or the second electrode lines 502, that is, it is understandable that the signal shielding layer 40 is The orthographic projection of the projection plane can cover one or more of a large number of first electrode lines 501, can also cover one or more of a large number of second electrode lines 502, or can simultaneously cover a large number of first electrode lines 501 One or more of and one or more of the plurality of second electrode lines 502 may also cover the entire number of first electrode lines 501 and/or the entire number of second electrode lines 502.

With this structure, it is assumed that the first electrode line 501 is a scan line, and the second electrode line 502 is a data line. On the one hand, when the orthographic projection of the signal shielding layer 40 on the projection plane covers a portion of the first electrode lines 501 or the first electrode lines 501 The two-electrode line 502 can shield the high frequency signal from the data line or the scan line. On the other hand, when the orthographic projection of the signal shielding layer 40 on the projection plane covers a portion of a number of first electrode lines 501 and a number of second electrode lines 502, it can simultaneously shield high-frequency signals from data lines and scan lines, thereby extremely The display effect of the display panel 10 is greatly improved.

In some embodiments, please continue to refer to FIG. 2, the signal shielding layer 40 includes: a first signal shielding layer 41 and a second signal shielding layer 42.

The orthographic projection of the first signal shielding layer 41 on the projection plane covers all several first electrode lines 501, and the orthographic projection of the second signal shielding layer 42 on the projection plane covers all several second electrode lines 502.

Adopting a layered shielding structure, which can adaptively follow the routing structure of the first electrode line 501 and the second electrode line 502 to provide the first signal shielding layer 41 and the second signal shielding layer 42 respectively. Therefore, it can be better Ground shields the interference of the pixel electrode layer 31 from high-frequency signals from various types and electrode lines.

In some embodiments, please continue to refer to FIG. 2, the first signal shielding layer 41 includes a plurality of first signal shielding portions 411, and the orthographic projection of each first signal shielding portion 411 on the projection plane covers a corresponding first electrode line 501 One end of each first signal shielding portion 411 extends out of the display area 11 of the display panel 10, and one end of each first signal shielding portion 411 is connected to the same preset potential.

The second signal shielding layer 42 includes a plurality of second signal shielding portions 421. The orthographic projection of each second signal shielding portion 421 on the projection plane covers a corresponding second electrode line 502, and one end of each second signal shielding portion 421 extends The display area 11 of the display panel 10 is shown, and one end of each second signal shielding portion 421 is connected to the same preset potential.

With this type of shielding structure, since each first electrode line 501 or second electrode line 502 corresponds to its own signal shielding part, it can better shield the pixel electrodes from high-frequency signals from various and various electrode lines. Layer 31 interference.

In some embodiments, the first electrode line 501 and the second electrode line 502 are routed in a "well" shape, that is, any two first electrode lines 501 among the plurality of first electrode lines 501 are parallel to each other, and several Any two of the second electrode wires 502 are parallel to each other, and any one of the plurality of second electrode wires 502 is connected to any one of the plurality of first electrode wires 501. Intersect, for example, the second electrode line 502 is perpendicular to the first electrode line 501.

When the layout of the signal shielding portion is performed based on the wiring structure of the first electrode line 501 and the second electrode line 502, any second signal shielding portion 421 and any first signal shielding portion 411 have overlapping portions 43. That is, the first signal shielding portion 411 and the second signal shielding portion 421 can be masked on the same layer structure, so that any second signal shielding portion 421 and any first signal shielding portion 411 have overlapping portions 43 .

With this kind of shielding structure, on the one hand, when the high-frequency signals of the first electrode line 501 and the second electrode line 502 need to be shielded, the need to construct different levels of the first signal shielding portion 411 and the second signal shielding portion 421 is avoided. The difficulty of design and layout. On the other hand, since the first signal shielding portion 411 and the second signal shielding portion 421 are simultaneously designed on the same layer, it can reduce the material cost.

The following describes the display panel provided by the embodiment of the present application in detail with reference to the deformed structure of the driving layer and the positional relationship between the signal shielding layer. It should be understood that the explanations or drawings are not intended to limit the protection scope of the embodiments of the present application.

Referring to FIG. 3a, the driving layer 20 includes a switch array layer 21, a passivation layer 22, a substrate 23, and a pixel defining layer 24.

The switch array layer 21 is used to receive scan signals or data signals to drive the pixel unit 30 to display images. The switch array layer 21 is provided with an electrode line assembly 21. For example, in some embodiments, please continue to refer to FIG. 3a. The switch array layer 21 includes a thin film transistor substrate 211, a first wiring layer 212, and an interlayer dielectric layer stacked in sequence. 213 and the second wiring layer 214, wherein the first wiring layer 212 is provided with a first electrode line 501, the second wiring layer 214 is provided with a second electrode line 502, the first electrode line 501 can be used as a scan line, The two-electrode line 502 can be used as a data line.

The thin film transistor substrate 211 may use a flexible substrate or a rigid substrate. The flexible substrate includes flexible materials such as thin glass, metal foil, or plastic substrate. For example, the plastic substrate includes a flexible structure coated on both sides of the base film. , The base film includes such as polyimide (PI), polycarbonate (PC), polyethylene glycol terephthalate (PET), polyethersulfone (PES), polyethylene film (PEN), fiber reinforced plastic ( FRP) and other resins. The rigid substrate can be, but is not limited to, a glass substrate, a metal substrate, or a ceramic substrate.

The interlayer dielectric layer 213 can protect the thin film transistor from moving particles or other undesirable impurity charges, and it can attract the impurity charges from the electrode terminals to prevent the thin film transistor from being affected by the impurity charges and the like.

The passivation layer 22 is laminated on the switch array layer 21, and the passivation layer 22 contributes to the improvement of the electrical characteristics of the thin film transistor. The passivation layer 22 can be a silicon nitride insulating layer, which has excellent photoelectric properties, mechanical properties, and strong barriers to impurity particle diffusion and water vapor penetration. The thinner silicon nitride insulating layer is not easy to block the diffusion phenomenon, and as the thickness of the passivation layer 22 increases, the contaminant concentration at the interface of the active layer decreases. However, when the thickness exceeds a critical value, the contaminant concentration will decrease. The thickness of the passivation layer 22 is set to be 100-400 nm without being greatly reduced and reaching a minimum value. In some embodiments, the passivation layer 22 may also adopt a single-layer silicon dioxide (SiO2) or double-layer silicon dioxide/silicon nitride (SiO2/SiNx) structure or an organic film layer structure.

The substrate 23 is laminated on the passivation layer 22 and away from the switch array layer 21. The substrate 23 is a transparent glass substrate. The substrate 23 includes indium tin oxide (ITO), indium zinc oxide (IZO), and zinc oxide (ZnO). , Indium Tin Zinc Oxide (ITZO), etc.

The pixel defining layer 24 is stacked on the substrate 23 and away from the passivation layer 22, and the pixel electrode layer 31 is stacked on the pixel defining layer 24 and away from the substrate 23. The pixel defining layer 24 defines the position of the pixel unit 30, wherein the shape of the pixel defining layer 24 can be any suitable shape, such as trapezoid, inverted trapezoid, rectangle, square and so on.

In some embodiments, the signal shielding layer 40 is provided in the substrate 23 by a mask, that is, the substrate 23 is patterned to form the aforementioned signal shielding layer 40. The user can avoid the original substrate pattern on the substrate 23 and add a pattern of the signal shielding layer 40. Alternatively, the user can also recreate the mask, which re-lays out the substrate pattern and the signal shielding layer 40 pattern. In this embodiment, the signal shielding layer 40 is connected in series and connected to the ground potential.

In this way, the signal shielding layer 40 is designed. Since the signal shielding layer 40 is patterned in the substrate 23, no additional layer structure is required. Therefore, the thickness of the driving layer 20 can be reduced.

In some embodiments, the difference from the above-mentioned embodiments is that the signal shielding layer 40 can be separately provided as a layer structure at a corresponding position. For example, referring to FIG. 3b, the driving layer 20 further includes a first insulating layer 25, the first insulating layer 25 is laminated between the switch array layer 21 and the passivation layer 22, and the signal shielding layer 40 is laminated on the first insulating layer 25 and the passivation layer.化层22 Among them. In this embodiment, the signal shielding layer 40 is connected in series and connected to the ground potential.

The first insulating layer 25 may adopt a single-layer silicon dioxide (SiO2) or a double-layer silicon dioxide/silicon nitride (SiO2/SiNx) structure or an organic film layer structure.

In the signal shielding layer 40, in addition to the shielding portion that can correspond to the covering electrode line assembly 50, the remaining metal portion in the signal shielding layer 40 can form a pixel capacitor with the first wiring layer 21 or the second wiring layer 214. The signal shielding layer 40 is designed in this way. On the one hand, it can shield the interference of high-frequency signals. On the other hand, it can increase the pixel capacitance and improve the display effect.

In some embodiments, the difference from the foregoing embodiments is that the signal shielding layer 40 can be separately provided as a layer structure at another corresponding position. For example, referring to FIG. 3c, the driving layer 20 further includes a second insulating layer 26, the second insulating layer 26 is laminated between the substrate 23 and the pixel defining layer 24, and the signal shielding layer 40 is laminated on the second insulating layer 26 and the pixel defining layer. Between layers 24. In this embodiment, the signal shielding layer 40 is connected in series and connected to the ground potential.

The second insulating layer 26 may adopt a single-layer silicon dioxide (SiO2) or double-layer silicon dioxide/silicon nitride (SiO2/SiNx) structure or an organic film layer structure.

In this embodiment, since the signal shielding layer 40 and the second wiring layer 214 are sequentially separated from the passivation layer 22, the substrate 23 and the second insulating layer 26, relatively speaking, the signal shielding layer 40 and the second wiring layer The distance between the 214 is relatively long, which can reduce the interference of the electrons in the signal shielding layer 40 on the second electrode line 502 carrying high-frequency signals. The signal shielding layer 40 having a distance can reduce the impedance of the second electrode line 502.

As another aspect of the embodiments of the present application, the embodiments of the present application provide a display device. In this embodiment, the display device can select the display panels described in the above embodiments.

Since the signal shielding layer in the display panel can shield the high-frequency signal in the electrode line assembly, the influence of the high-frequency signal on the voltage in the pixel electrode layer is reduced, thereby improving the signal crosstalk phenomenon of the display device and further improving the display effect of the display device.

Those skilled in the art can understand that the processes and materials described in the embodiments in this specification are only exemplary, and the embodiments of this application may use any process or material suitable for this application developed in the future.

Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of the present application, but not to limit them; under the idea of this application, the above embodiments or the technical features in different embodiments can also be combined. The steps can be implemented in any order, and there are many other variations in different aspects of the application as described above. For the sake of brevity, they are not provided in the details; although the application has been described in detail with reference to the foregoing embodiments, it is common in the art The technical personnel should understand that: they can still modify the technical solutions described in the foregoing embodiments, or equivalently replace some of the technical features; and these modifications or substitutions do not make the essence of the corresponding technical solutions deviate from the implementations of this application Examples of the scope of technical solutions.

Claims

A display panel, characterized by comprising:

The driving layer is provided with electrode line components;

The pixel unit includes a pixel electrode layer, and the pixel electrode layer is laminated on the driving layer;

The signal shielding layer is laminated between the driving layer and the pixel unit, and is used to shield the interference of the signal flowing through the electrode line assembly to the pixel electrode layer.
The display panel of claim 1, wherein the plane on which the driving layer is located is a projection plane, and the orthographic projection of the signal shielding layer on the projection plane at least partially covers the electrode wire assembly.
4. The display panel of claim 2, wherein the electrode wire assembly comprises:

A plurality of first electrode lines are sequentially arranged on the driving layer;

A plurality of second electrode lines are arranged on the driving layer in sequence;

Wherein, the orthographic projection of the signal shielding layer on the projection plane covers at least part of the plurality of first electrode lines and/or the plurality of second electrode lines.
3. The display panel of claim 3, wherein the signal shielding layer comprises:

A first signal shielding layer, the orthographic projection of the first signal shielding layer on the projection plane covers all of the plurality of first electrode lines;

A second signal shielding layer, the orthographic projection of the second signal shielding layer on the projection plane covers all of the plurality of second electrode lines.
The display panel of claim 4, wherein:

The first signal shielding layer includes a plurality of first signal shielding portions, and the orthographic projection of each of the first signal shielding portions on the projection plane covers a corresponding one of the first electrode lines, and each of the first signal shields One end of the shielding part is connected to the same preset potential.
The display panel of claim 5, wherein:

The second signal shielding layer includes a plurality of second signal shielding parts, and the orthographic projection of each second signal shielding part on the projection plane covers a corresponding one of the second electrode lines, and each second signal One end of the shielding part is connected to the same preset potential.
The display panel of claim 6, wherein:

Any two of the plurality of first electrode wires are parallel to each other, any two of the plurality of second electrode wires are parallel to each other, and any one of the plurality of second electrode wires is first Both electrode lines intersect with any one of the plurality of first electrode lines;

Any one of the second signal shielding parts and any one of the first signal shielding parts have overlapping parts.
The display panel of claim 6, wherein:

One end of each of the first signal shielding portions extends out of the display area of the display panel;

or,

One end of each second signal shielding portion extends out of the display area of the display panel.
The display panel of claim 3, wherein:

The first electrode line is a data line, and the second electrode line is a scan line;

or,

The first electrode line is a scan line, and the second electrode line is a data line.
The display panel of claim 1, wherein the signal shielding layer is connected to a preset potential.
10. The display panel of claim 10, wherein the predetermined potential is a ground potential.
The display panel of claim 1, wherein the pixel electrode layer is a cathode.
The display panel according to any one of claims 1 to 12, wherein the driving layer comprises:

The switch array layer is provided with the electrode wire assembly;

A passivation layer laminated on the switch array layer;

A substrate laminated on the passivation layer and away from the switch array layer; and

The pixel defining layer is laminated on the substrate and away from the passivation layer, and the pixel electrode layer is laminated on the pixel defining layer and away from the substrate.
15. The display panel of claim 13, wherein the substrate is patterned to form the signal shielding layer.
11. The display panel of claim 13, wherein the driving layer further comprises a first insulating layer, the first insulating layer is laminated between the switch array layer and the passivation layer, and the signal A shielding layer is laminated between the first insulating layer and the passivation layer.
The display panel of claim 13, wherein the driving layer further comprises a second insulating layer, the second insulating layer is laminated between the substrate and the pixel defining layer, and the signal shielding layer A layer is stacked between the second insulating layer and the pixel defining layer.
A display device, characterized by comprising the display panel according to any one of claims 1 to 16.