WO2020195936A1 - Dispositif d'imagerie à semiconducteurs et appareil électronique - Google Patents

Dispositif d'imagerie à semiconducteurs et appareil électronique Download PDF

Info

Publication number
WO2020195936A1
WO2020195936A1 PCT/JP2020/011056 JP2020011056W WO2020195936A1 WO 2020195936 A1 WO2020195936 A1 WO 2020195936A1 JP 2020011056 W JP2020011056 W JP 2020011056W WO 2020195936 A1 WO2020195936 A1 WO 2020195936A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel
unit
pixels
solid
image sensor
Prior art date
Application number
PCT/JP2020/011056
Other languages
English (en)
Japanese (ja)
Inventor
渉 新妻
Original Assignee
ソニーセミコンダクタソリューションズ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ソニーセミコンダクタソリューションズ株式会社 filed Critical ソニーセミコンダクタソリューションズ株式会社
Publication of WO2020195936A1 publication Critical patent/WO2020195936A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/78—Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis
    • G06T7/20—Analysis of motion
    • G06T7/223—Analysis of motion using block-matching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith

Definitions

  • the present disclosure relates to a solid-state image sensor and an electronic device, and more particularly to a solid-state image sensor and an electronic device capable of reducing power consumption with a smaller circuit scale by using a pixel parallel ADC method.
  • an ADC Analog to Digital Converter
  • An ADC is used for each vertical row of pixels.
  • a parallel arrangement method hereinafter referred to as a column parallel ADC method (column ADC method) is used.
  • an ADC method a method in which an ADC is provided in each pixel arranged two-dimensionally in a pixel array portion (hereinafter, referred to as a pixel parallel ADC method) is known (see, for example, Patent Document 1). ..
  • the pixel parallel ADC method when used as the ADC method, higher speed imaging is possible as compared with the case where the column parallel ADC method is used, but the circuit scale is smaller. It is required to reduce power consumption.
  • This disclosure has been made in view of such a situation, and makes it possible to reduce power consumption with a smaller circuit scale by using a pixel parallel ADC method.
  • the solid-state image sensor on one side of the present disclosure includes a pixel array unit in which a plurality of pixels are arranged in a two-dimensional manner, and the pixels AD a photoelectric conversion unit and a pixel signal obtained by photoelectric conversion by the photoelectric conversion unit.
  • the pixel array unit includes an AD conversion unit for conversion, and is a solid-state image sensor in which some pixels are thinned out when reading AD conversion results from the plurality of pixels.
  • the electronic device on one aspect of the present disclosure includes a pixel array unit in which a plurality of pixels are arranged in a two-dimensional manner, and the pixels AD convert a photoelectric conversion unit and a pixel signal obtained by photoelectric conversion by the photoelectric conversion unit.
  • the pixel array unit is an electronic device equipped with a solid-state image sensor in which some pixels are thinned out when the AD conversion results from the plurality of pixels are read out.
  • two pixels including a photoelectric conversion unit and an AD conversion unit that AD-converts a pixel signal obtained by photoelectric conversion by the photoelectric conversion unit are included as a plurality of pixels.
  • the AD conversion results from the plurality of pixels in the pixel array unit arranged in a dimension some pixels are thinned out.
  • the solid-state image sensor or electronic device on one aspect of the present disclosure may be an independent device or an internal block constituting one device.
  • FIG. 1 shows a general motion detection method in an electronic device.
  • the electronic device 900 is composed of a column-parallel ADC method (column AD method) image sensor 901, a DSP (Digital Signal Processor) 902, and a frame memory 903. Further, the DSP 902 is provided with a cache memory 911.
  • a column-parallel ADC method column AD method
  • DSP Digital Signal Processor
  • the image sensor 901 when detecting a movement such as camera shake, the image sensor 901 captures an captured image larger than the angle of view, and the captured image is supplied to the DSP 902.
  • the DSP 902 acquires an image corresponding to the search area while storing the captured image in the frame memory 903, executes processing such as block matching, and detects a motion vector.
  • the block matching method for example, there is a representative point matching method.
  • the pixel values of the pixels corresponding to the template blocks held in the search area SA correspond to the matching blocks (MB 1 , MB 2 , MB 3 , MB 4 , ).
  • the motion vector MV is detected by taking the sum of the differences from the pixel values of the pixels (FIG. 2).
  • the motion vector MV is detected by performing processing such as block matching using the frame memory 903 by the DSP 902, so that a dedicated circuit is required and the memory access is increased. As a result, the power consumption increases.
  • the DSP 902 also requires a cache memory 911 for the matching block.
  • the image sensor 901 of the column-parallel ADC system since the image sensor 901 of the column-parallel ADC system has a slow imaging speed, it is necessary to perform imaging by the image sensor 901 and processing such as block matching by the DSP 902 in parallel at the same time.
  • the ADC method of the image sensor there is a pixel parallel ADC method in addition to the column parallel ADC method.
  • the pixel parallel ADC method when used, faster imaging is possible as compared with the case where the column parallel ADC method is used, but it is less than when the column parallel ADC method is used. It is required to reduce power consumption on a circuit scale.
  • the present technology solves the above-mentioned problems and makes it possible to reduce power consumption with a smaller circuit scale by using the pixel parallel ADC method.
  • the present technology proposes a motion detection method capable of reducing power consumption with a smaller circuit scale when motion detection is performed.
  • FIGS. 4 to 18 details of the motion detection method to which the present technology is applied will be described with reference to FIGS. 4 to 18.
  • FIG. 4 shows an example of the configuration of a solid-state image sensor to which the present technology is applied.
  • the solid-state image sensor 10 is an image sensor such as a back-illuminated CMOS (Complementary Metal Oxide Semiconductor) image sensor.
  • CMOS Complementary Metal Oxide Semiconductor
  • the solid-state imaging device 10 includes a pixel array unit 101, a repeater unit 102, a GC generation unit 103, a SRAM (Static RAM) 104, a signal processing unit 105, and a motion determination memory 106.
  • a pixel array unit 101 a repeater unit 102, a GC generation unit 103, a SRAM (Static RAM) 104, a signal processing unit 105, and a motion determination memory 106.
  • SRAM Static RAM
  • a plurality of pixels 111 are arranged two-dimensionally in the pixel array unit 101.
  • Each pixel 111 has a photoelectric conversion unit such as a photodiode, a pixel circuit including a pixel transistor, and an AD conversion unit (ADC) that converts a pixel signal output from the pixel circuit from an analog signal to a digital signal.
  • ADC AD conversion unit
  • a pixel parallel ADC method in which an ADC is provided in each pixel 111 two-dimensionally arranged in the pixel array unit 101 is adopted.
  • the reading of the AD conversion result from each pixel 111 is performed via the repeater unit 102 in which a plurality of repeater 131 including a shift register in which flip flops (FF: Flip Flop) are connected in multiple stages is arranged. Further, this reading order is read in units of one pixel for each rectangular block (pixel block) called a cluster.
  • each pixel 111 is connected to the latch portion (latch circuit) in the cluster 121 on a one-to-one basis, and a plurality of latch portions are grouped into one cluster. Further, one cluster 121 is connected to one (flip-flop) of the shift registers of the repeater 131 configured as a repeater circuit.
  • the repeater unit 102 is a plurality of repeaters 131 arranged in parallel in a strip shape in the vertical direction (vertical direction in the drawing), and is configured to correspond to an image of one frame.
  • a plurality of clusters 121 are vertically arranged so as to have a one-to-one relationship with flip-flops of shift registers arranged vertically in the repeater 131.
  • the GC generation unit 103 inputs a Gray code (GC: Gray Code) to a plurality of repeater 131s arranged in the repeater unit 102.
  • the repeater 131 writes (Writes) and reads (Reads) the Gray code.
  • FIG. 5 shows an example of the operation of the repeater 131.
  • the gray code from the GC generation unit 103 is input to the repeater 131 from the side opposite to the operating clock (CK) from the clock supply unit 133, and is sequentially transferred in a bucket relay manner to the data processing unit 134. Is output to.
  • the Gray code is written to each latch portion, and the latch holding operation according to the inverting output (VCO) from the comparator of the ADC of the pixel 111 is performed.
  • the Gray code transferred by the shift register is taken into the latch portion according to the inverting signal (VCO) of the comparator of the ADC of the pixel 111. Then, the latch data (Gray code) held in the latch portion is read via the repeater 131, converted into a binary code, and then the correlated double sampling (CDS: Correlated Double Sampling) is performed using the SRAM 104. Will be done.
  • VCO inverting signal
  • CDS Correlated Double Sampling
  • the AD conversion result of the pixel 111 is once held in the latch portion in the cluster 121, then transferred to the shift register in the repeater 131, and sequentially output to the outside of the repeater portion 102.
  • the reading order of the cluster 121 and the latch portion and the pixel 111 to be selected can be arbitrarily changed by controlling the selection signal from the control circuit (not shown).
  • the signal processing unit 105 performs predetermined signal processing based on the image obtained from the pixel signal, and outputs the processing result to the outside. For example, in the signal processing unit 105, when motion detection is performed, signal processing for block matching calculation and the like are performed. Further, a correlation value for motion determination is recorded in the motion determination memory 106.
  • Cluster configuration Here, a detailed configuration of the cluster 121 will be described with reference to FIGS. 6 and 7.
  • FIG. 6 shows pixels 111 arranged two-dimensionally in the pixel array unit 101 in a grid pattern, and one square corresponds to one pixel 111. Further, here, the XY coordinates of the pixels 111 arranged in the pixel array unit 101 are referred to as pixels (n, m), and the XY coordinates of the cluster 121 are referred to as clusters (j, k).
  • an image for one frame is generated from the pixel signals output from the plurality of pixels 111 arranged in the pixel array unit 101, but the pixels 111 within the range of one cluster are, for example, the lower left cluster ( It corresponds to 0,0) and the square in the thick frame of the cluster (j-1, k-1) on the upper right.
  • FIG. 7 shows the details of the coordinates of the pixel 111 inside the cluster 121.
  • the range of one cluster is 4 ⁇ 32 pixels, that is, 4 pixels in the X direction (horizontal direction) and 32 pixels in the Y direction (vertical direction).
  • the number of pixels in the row direction and the column direction of "4 pixels" and "32 pixels” are shown in the space by arranging them at intervals for each cluster. However, in reality, such a space does not exist. Further, in each cluster 121, the coordinates of the pixels 111 in the cluster 121 are also shown together with the coordinates of the cluster 121.
  • the lower left cluster (0,0) is pixel (0,0) to (0,31), pixel (1,0) to (1,31), pixel (2,0) to (2). , 31), and pixels (3,0) to (3,31).
  • the clusters (1,0) adjacent to the right side of the clusters (0,0) are pixels (4,0) to (4,31), pixels (5,0) to (5,31), and pixels (6). , 0) to (6,31), and pixels (7,0) to (7,31), and the cluster (2,0) adjacent to the right side of the cluster (1,0) is the pixel (8,0). Consists of 0) to (8,31), pixels (9,0) to (9,31), pixels (10,0) to (10,31), and pixels (11,0) to (11,31) Will be done.
  • the clusters (0,1) adjacent to the upper side of the clusters (0,0) are pixels (0,32) to (0,63), pixels (1,32) to (1,63), pixels (2,32). ) To (2,63), and pixels (3,32) to (3,63).
  • the clusters (1,1) adjacent to the right side of the clusters (0,1) are pixels (4,32) to (4,63), pixels (5,32) to (5,63), and pixels (6).
  • 32) to (6,63) and pixels (7,32) to (7,63)
  • the cluster (2,1) adjacent to the right side of the cluster (1,1) is the pixel (8,1). Consists of 32) to (8,63), pixels (9,32) to (9,63), pixels (10,32) to (10,63), and pixels (11,32) to (11,63) Will be done.
  • the clusters (j-1, k-1) are pixels (n-4, m-32) or ( n-4, m-1), pixel (n-3, m-32) to (n-3, m-1), pixel (n-2, m-32) to (n-2, m-1) , And pixels (n-1, m-32) to (n-1, m-1).
  • FIG. 8 shows the configuration of a plurality of repeaters 131 arranged in the repeater unit 102 and a repeater selector 132 provided in the subsequent stage.
  • j repeaters # 0 to # j-1 are arranged in parallel in a strip shape in the vertical direction (vertical direction in the drawing) as a repeater circuit.
  • FIG. 9 shows the configuration of the cluster 121 inside the repeater 131.
  • k clusters (0, 0) to (0, k-1) are arranged in the vertical direction.
  • k clusters (1,0) to (1, k-1) and k clusters (2,0) to (2, k-1) are vertically arranged. Each is placed. Although not shown because it is repeated, k clusters 121 are similarly arranged in the vertical direction in the repeaters # 3 to # j-1.
  • j repeaters # 0 to # j-1 are arranged in parallel in the vertical direction in a strip shape, and in each repeater 131, k clusters 121 are bundled in the vertical direction. ..
  • the repeater unit 102 if one of the j repeaters # 0 to # j-1 is focused on the repeater 131, the repeater 131 of interest has a structure as shown in FIG. There is.
  • a shift register 141 in which a flip-flop 142 as a sequential circuit is connected in multiple stages is provided in the repeater 131 in the vertical direction.
  • each of the k flip-flops 142 is connected to each of the k clusters # 0 to # k-1.
  • each pixel 111 (ADC) arranged in the pixel array unit 101 is connected to the latch unit in the cluster 121 on a one-to-one basis, and a plurality of latch units are grouped into one cluster. Further, one cluster 121 is connected to one flip-flop 142 constituting the shift register 141 in the repeater 131.
  • the repeater unit 102 is a plurality of repeater 131s arranged in parallel in a strip shape in the vertical direction, and is configured to correspond to an image of one frame.
  • the cluster 121 is connected to the flip-flop 142 of the shift register 141 arranged vertically in the repeater 131 on a one-to-one basis, and a plurality of clusters 121 are arranged vertically.
  • the repeater selector 132 selects the output from any repeater 131 among the repeaters # 0 to # j-1 according to the selection signal from the control circuit (not shown). And output to the latter stage.
  • the repeater selector 132 selects the output of the repeater 131 according to the horizontal thinning amount and the horizontal coordinate deviation in order to prepare the template block and the matching block. To.
  • the repeater selector 132 is an output from the repeater 131 of an even number of repeaters # 0 to # j-1, that is, a cluster (0,0) to (0, k-1), a cluster ( The output of 2,0) to (2, k-1), ..., Cluster (j-2,0) to (0, k-1) is selected.
  • the repeater 131 in the repeater section 102 is arranged in parallel in a strip shape in the vertical direction, but the repeater 131 may be arranged in parallel not only in the vertical direction but also in the horizontal direction. Good. Further, the arrangement of the clusters 121 in the repeater 131 is not limited to the vertical direction, and a plurality of clusters 121 may be arranged in the horizontal direction and the vertical direction. Further, the number of stages and the number of parallels of the shift register 141 in the repeater 131 are arbitrary.
  • the difference between the pixel value of the representative point of the first image and the pixel value of the sampling point of the second image is calculated for each of the plurality of detection blocks, and the sum of the differences is the cumulative correlation value (matching error). Also called). Then, a plurality of cumulative correlation values are calculated while shifting the relative positions of the first image and the second image, and the deviation of the relative positions is detected as the movement between the two blocks.
  • a template block is prepared in which 8 pixels are thinned out in the horizontal direction and 32 pixels are thinned out in the vertical direction.
  • a matching block having the same thinning amount and whose coordinates are shifted by one pixel each in the horizontal direction and the vertical direction is prepared.
  • the cluster 121 described above is used.
  • the configuration of the repeater 131 can be used.
  • the cluster (2j, k) for example, the cluster (0,0), the cluster (2,0), the cluster (0,1), and the cluster ( If the pixel signal is read from the pixel (0,0), pixel (8,0), pixel (0,32), and pixel (8,32) located in the lower left of 2,1), the template block and all It is possible to prepare a matching block.
  • the pixel of interest is represented by inverting black and white.
  • the pixel signal is transmitted from the pixel 111 located at the lower left of each of the clusters (2j, k). Is read out. Then, in the repeater 131, the pixels 111 in each cluster 121 are sequentially selected for each clock, and all the pixels 111 are read out by selecting 4 ⁇ 32 times.
  • the pixel signal from the pixel 111 is read out via the shift register 122 arranged in the vertical direction in each repeater 131 of the repeater unit 102. Further, the reading order is performed by selecting a plurality of pixels 111 arranged in the cluster 121 one by one.
  • this output is an image in which the pixels 111 in the horizontal direction and the vertical direction are thinned out (thinned-out image), and corresponds to the pixel signal read out while repeating the phase shift. Then, by adapting this output to the cluster size suitable for the matching block and the pixel selection order (thinning phase order) suitable for the search method, motion detection using the representative point matching method is performed.
  • FIG. 11 shows an example of the output of the thinned out template block and the matching block.
  • the circular symbol ( ⁇ ) in the drawing means the pixels 111 arranged two-dimensionally in the pixel array unit 101, and the pixels are represented by a plurality of circular symbols arranged in the horizontal and vertical directions. Of the total area where 111 is arranged, a part of the area is represented.
  • the circular symbols representing the pixels 111 are attached to the circular symbols representing the pixels 111, and the circular symbols having the same pattern are the pixels 111 arranged in different clusters. , Indicates that they are in the same phase. Specifically, for example, the upper left pixel 111 in the figure is the phase (0,0), the pixel 111 adjacent to the lower side thereof is the phase (0,1), and the pixel 111 adjacent to the right side thereof is the phase (1,0). It can be expressed as 0) and so on.
  • three pixels 111 are illustrated by three types of patterns as the pixels 111 whose phase is shifted in the same cluster 121, but other pixels 111 in the same cluster 121 are illustrated. Is also read while repeating the phase shift.
  • the direction from the left side to the right side in the figure is the direction of time
  • the rectangular symbols in the figure represent the thinned images obtained from the pixel signals read while performing the phase shift in chronological order.
  • three types of patterns are attached to the rectangular symbols, and these patterns correspond to the patterns attached to the circular symbols shown in FIG.
  • the first thinned image TI 1 is an image obtained from the pixel signal of the pixel 111 of the phase (0,0)
  • the second thinned image TI Reference numeral 2 denotes an image obtained from the pixel signal of the pixel 111 having the phase (0, 1).
  • the i-th thinned-out image TI i is an image obtained from the pixel signal of the pixel 111 of the phase (1, 0).
  • FIG. 13 shows an example of the regions of the thinned-out images TI 1 , TI 2 , and TI i in the search area SA.
  • the thinned-out image TI 1 is a region corresponding to the pixel 111 corresponding to the phase (0,0).
  • the thinned-out image TI 2 is a region corresponding to the pixel 111 corresponding to the phase (0, 1), and is a region shifted downward by one pixel with respect to the region of the thinned-out image TI 1 .
  • the thinned image TI i is a region corresponding to the pixel 111 corresponding to the phase (1, 0), and is a region shifted to the right by one pixel with respect to the region of the thinned image TI 1 .
  • the thinned-out image TI can be repeatedly read out while shifting the phase. Therefore, for example, the thinned-out image TI can be thinned out by 8 pixels in the horizontal direction and in the vertical direction. It is possible to prepare a template block for thinning out 32 pixels and a matching block for which the coordinates are shifted by 1 pixel each in the horizontal direction and the vertical direction with the same thinning amount.
  • the imaging process including the ADC can be performed 100 times faster than when the column parallel ADC method is used. Therefore, the matching block is performed while shifting the phase. It is possible to realize a frame rate such as 10,000 fps by reading out the pixel signal for the device in a time-division manner.
  • the signal processing unit 105 holds the pixel signal of each pixel 111 corresponding to the template block in the memory, and corresponds to the pixel value of each pixel 111 corresponding to the matching block to be sequentially read and the held template block.
  • the correlation value is obtained by taking the sum of the differences from the pixel values of each pixel 111.
  • the signal processing unit 105 detects the deviation of the coordinates of the matching block having a strong correlation as the motion vector MV.
  • a correlation value for motion determination is used, and the smaller the absolute value of the sum of differences, the stronger the correlation.
  • the motion detection cycle (frequency) can be changed by changing the frame rate of imaging or pausing block matching.
  • the electronic device includes, for example, an imaging device such as a smartphone, a digital still camera, or a digital video camera.
  • the signal processing unit 105 holds the thinned image TI including the pattern of the specific shape as a template block (S11), and sequentially acquires the thinned image TI sequentially read from the search area SA as a matching block (S12).
  • the signal processing unit 105 detects the motion by summing the difference between the pixel value of each pixel 111 corresponding to the held template block and the pixel value of each pixel 111 corresponding to the matching block acquired sequentially.
  • FIG. 15 shows an example of the effective pixel region after motion correction.
  • the pixels 111 arranged two-dimensionally in the pixel array unit 101 are represented in a grid pattern, and the entire grid-like region is the imageable pixel region IA. Further, a region smaller than the imageable pixel region IA is defined as an effective pixel region EA. That is, the solid-state image sensor 10 captures an captured image larger than the angle of view to detect motion.
  • the signal processing unit 105 indicates that the value of the motion vector MV (movement amount in the horizontal direction and the vertical direction) detected by the camera shake has moved to the upper right direction in the drawing. If so, the read start coordinates for the next imaging are changed from pixel (0,0) to pixel (4,4). As a result, the effective pixel area EA is also shifted in the upper right direction in response to the movement of the subject due to camera shake, and the subject can be accommodated in the effective pixel area EA, so that camera shake correction is realized.
  • the motion vector MV movement amount in the horizontal direction and the vertical direction
  • the pixel parallel ADC method is adopted as the ADC method of the solid-state imaging device 10, and the pixel signal (AD conversion result) from the pixel 111 (ADC) arranged in the pixel array unit 101 is obtained.
  • the configuration of the cluster 121 and the repeater 131 can be used in the same manner as when the thinned image for block matching is read out in a time-divided manner.
  • the solid-state image sensor 10 itself can be treated as if it were a frame memory when the template block and the matching block are prepared.
  • processing such as block matching is performed by the DSP 902 using a dedicated frame memory 903 (DRAM, SRAM, etc.) as shown in a general motion detection method (FIGS. 1 to 3). You don't have to do it. Further, in the solid-state image sensor 10, it is not necessary to provide a dedicated circuit, and the power consumption does not increase. That is, it is possible to provide a structure and an algorithm that realizes motion detection by block matching at low cost in the solid-state image sensor 10.
  • the solid-state image sensor 10 employs the pixel parallel ADC method as the ADC method, it is advantageous when a large number of thinned-out images having different phases are required.
  • the solid-state image sensor 10 employs a pixel parallel ADC method and performs time-division readout at ultra-high speed, it is possible to acquire an captured image in addition to the thinned image for block matching in the imaging after the thinned out readout. ..
  • the shutter is a batch shutter for all pixels that operates at a high frame rate, so that motion detection with less erroneous determination is performed with almost no influence of focal plane distortion. This makes it possible to perform highly accurate motion correction.
  • the pixel parallel ADC method can be used to reduce the power consumption with a smaller circuit scale.
  • motion detection with reduced power consumption can be realized with a smaller circuit scale.
  • FIG. 16 shows an example of the three-dimensional structure of the solid-state image sensor 10.
  • the solid-state image sensor 10 has a structure in which a pixel substrate 100A into which light is incident from the back surface side and a logic substrate 100B responsible for signal processing are bonded together. At least the pixel array unit 101 and the DAC (Digital to Analog Converter) 107 are formed on the pixel substrate 100A. At least the latch repeater unit 108 and the logic calculation unit 109 are formed on the logic board 100B.
  • DAC Digital to Analog Converter
  • a plurality of pixels 111 are arranged two-dimensionally in the pixel array unit 101.
  • An ADC 151 corresponding to one single slope method is provided for each pixel 111, and the inverted output (VCO) of the comparator is connected to one latch circuit 152 provided in the latch repeater unit 108 (FIG. 17).
  • the latch repeater unit 108 includes a repeater unit 102.
  • a pair of ADC 151 and a latch circuit 152 is provided in n ⁇ m pairs, and an inversion signal of the comparator of ADC 151 is provided.
  • the gray code from the repeater unit 102 (repeater 131) is taken into the latch circuit 152 according to (VCO).
  • FIG. 18 shows an example of the circuit configuration of the main part of the solid-state image sensor 10.
  • the pixel 111 includes a pixel circuit 161, a differential amplifier circuit 162, a positive feedback circuit (PFB: Positive Feedback) 163, and a multiplex circuit (MUX: Multiplexer) 164. Further, in the pixel 111, the comparator 160 is composed of the differential amplifier circuit 162 and the positive feedback circuit 163. The comparator 160 constitutes a part of the ADC 151.
  • the pixel circuit 161 includes a photodiode 171 as a photoelectric conversion unit, a transfer transistor 172, a reset transistor 173, an FD (Floating Diffusion) 174, and an emission transistor 175.
  • the transfer transistor 172 transfers the electric charge generated by the photodiode 171 to the FD174.
  • the reset transistor 173 resets the electric charge held in the FD174.
  • the FD174 is connected to the gate of the transistor 177 of the differential amplifier circuit 162.
  • the transistor 177 of the differential amplifier circuit 162 also functions as an amplifier transistor of the pixel circuit 161.
  • the discharge transistor 175 discharges the electric charge accumulated in the photodiode 171.
  • the differential amplifier circuit 162 includes transistors 181 and 182 as a differential pair, transistors 183 and 184 forming a current mirror, and transistors 185 as a constant current source for supplying a current corresponding to an input bias current (Vb). Consists of.
  • a reference signal (REF) output from the DAC 107 (FIG. 16) is input to the gate of the transistor 181 and a pixel circuit in the pixel 111 is input to the gate of the transistor 182.
  • the pixel signal (SIG) output from 161 is input.
  • the reference signal (REF) input to the gate of the transistor 181 and the pixel signal (SIG) input to the gate of the transistor 182 are compared, and the reference signal (REF) and the pixel signal (SIG) are compared.
  • the output signal (VCO) is output according to the comparison result with).
  • the positive feedback circuit 163 includes transistors 191 to 193 and a NOR circuit 194. Further, the NOR circuit 194 is configured to include transistors 195 to 198.
  • the connection point between the drain of the transistor 182 and the drain of the transistor 184 is the output end of the differential amplifier circuit 162, and is connected to the drain of the transistor 191 in the positive feedback circuit 163 via the transistors 186 and 187.
  • the output signal (VCO) output from the differential amplifier circuit 162 is input to the NOR circuit 194 in the positive feedback circuit 163, and is output as an inverted signal (VCO) of the comparator 160.
  • the inverting signal (VCO) from the comparator 160 (positive feedback circuit 163) and the control signal WORD are input to the multiplex circuit 164.
  • the inversion signal (VCO) from the comparator 160 is output to the latch circuit 152 in the latch repeater unit 108 by controlling the control signal WORD.
  • the latch repeater unit 108 is composed of a repeater 131 and a latch circuit 152.
  • Each pixel 111 (ADC 151) is connected to the latch circuit 152 in the cluster 121 on a one-to-one basis, and a plurality of latch circuits 152 are grouped into one cluster. Further, one cluster 121 is connected to one flip-flop 142 of the shift register 141 of the repeater 131 (FIG. 10).
  • AD conversion result from each pixel 111 (ADC 151) is held by the latch circuit 152 in the cluster 121, transferred to the shift register 141 in the repeater 131, and sequentially output to the outside of the latch repeater unit 108. Will be done.
  • the thinned-out image obtained by utilizing the configuration of the cluster 121 and the repeater 131 is used for motion detection in the solid-state imaging device 10 is illustrated, but for example, the thinned-out image (display image according to) Is displayed on the display unit (for example, the display unit 1015 of FIG. 19), or the thinned image (data) is stored in the storage unit (for example, the storage unit 1016 of FIG. 19). It may be used for various purposes.
  • the representative point matching method is used as a method for detecting the movement between images by image processing is illustrated, but the thinned-out image obtained by utilizing the configuration of the cluster 121 and the repeater 131 is used. Any other detection method may be used as long as the motion can be detected.
  • FIG. 19 shows a configuration example of an electronic device equipped with a solid-state image sensor to which the present technology is applied.
  • the electronic device 1000 is, for example, an electronic device having an imaging function such as an imaging device such as a digital still camera or a video camera, or a mobile terminal device such as a smartphone or a tablet terminal.
  • an imaging function such as an imaging device such as a digital still camera or a video camera
  • a mobile terminal device such as a smartphone or a tablet terminal.
  • the electronic device 1000 includes a lens unit 1011, a solid-state imaging device 1012, a signal processing unit 1013, a control unit 1014, a display unit 1015, a storage unit 1016, an operation unit 1017, a communication unit 1018, and a power supply unit 1019. Further, in the electronic device 1000, the signal processing unit 1013 to the power supply unit 1019 are connected to each other via the bus 1021.
  • the lens unit 1011 is composed of a zoom lens, a focus lens, and the like, and collects light from the subject.
  • the light (subject light) focused by the lens unit 1011 is incident on the solid-state image sensor 1012.
  • the solid-state image sensor 1012 is a solid-state image sensor to which the present technology is applied (for example, the solid-state image sensor 10 described above).
  • the solid-state imaging device 1012 performs photoelectric conversion of the light (subject light) received through the lens unit 1011 and AD-converts the pixel signal obtained as a result, and supplies the signal obtained as a result to the signal processing unit 1013.
  • the signal processing unit 1013 is composed of a signal processing circuit such as a DSP (Digital Signal Processor) circuit, and performs signal processing on a signal supplied from the solid-state imaging device 1012. For example, the signal processing unit 1013 generates image data of a still image or a moving image by performing signal processing on the signal from the solid-state imaging device 1012, and supplies the image data to the display unit 1015 or the storage unit 1016.
  • a signal processing circuit such as a DSP (Digital Signal Processor) circuit
  • the control unit 1014 is configured as, for example, a CPU (Central Processing Unit), a microprocessor, an FPGA (Field Programmable Gate Array), or the like.
  • the control unit 1014 controls the operation of each unit of the electronic device 1000.
  • the display unit 1015 is configured as a display device such as a liquid crystal panel or an organic EL (Electro Luminescence) panel.
  • the display unit 1015 displays a still image or a moving image according to the image data supplied from the signal processing unit 1013.
  • the storage unit 1016 is configured as a recording medium such as a semiconductor memory or a hard disk, for example.
  • the storage unit 1016 records the image data supplied from the signal processing unit 1013. Further, the storage unit 1016 supplies the recorded image data according to the control from the control unit 1014.
  • the operation unit 1017 is configured as a touch panel in combination with the display unit 1015 in addition to the physical buttons, for example.
  • the operation unit 1017 outputs operation commands for various functions of the electronic device 1000 in response to an operation by the user.
  • the control unit 1014 controls the operation of each unit based on the operation command supplied from the operation unit 1017.
  • the communication unit 1018 is configured as, for example, a communication interface circuit.
  • the communication unit 1018 exchanges data with an external device by wireless communication or wired communication according to a predetermined communication method.
  • the power supply unit 1019 appropriately supplies various power sources that serve as operating power sources for the signal processing unit 1013 to the communication unit 1018 to these supply targets.
  • the electronic device 1000 is configured as described above.
  • This technology is applied to the solid-state image sensor 1012 as described above.
  • the solid-state imaging device 1012 in the electronic device 1000, the solid-state imaging device 1012 can be operated with a smaller circuit scale and low power consumption, and for example, camera shake correction using motion detection can be realized. Can be done.
  • FIG. 20 is a diagram showing a usage example of a solid-state image sensor to which the present technology is applied.
  • the solid-state image sensor 10 can be used in various cases for sensing light such as visible light, infrared light, ultraviolet light, and X-ray, as shown below. That is, as shown in FIG. 20, not only the field of appreciation for taking an image used for appreciation, but also, for example, the field of transportation, the field of home appliances, the field of medical / healthcare, the field of security, and the field of beauty.
  • the solid-state imaging device 10 can also be used in devices used in the fields of fields, sports, agriculture, and the like.
  • the solid-state imaging device 10 can be used.
  • the solid-state imaging device 10 can be used as a device used for traffic such as a surveillance camera and a distance measuring sensor that measures a distance between vehicles.
  • a device used for home appliances such as a television receiver, a refrigerator, and an air conditioner in order to photograph a user's gesture and operate the device according to the gesture.
  • the solid-state imaging device 10 is used in a device used for medical care or healthcare, such as an endoscope or a device for performing angiography by receiving infrared light. can do.
  • the solid-state image sensor 10 can be used in a device used for security such as a surveillance camera for crime prevention and a camera for personal authentication. Further, in the field of beauty, the solid-state image sensor 10 can be used in a device used for beauty such as a skin measuring device for photographing the skin and a microscope for photographing the scalp.
  • the solid-state image sensor 10 can be used in a device used for sports, such as an action camera or a wearable camera for sports applications. Further, in the field of agriculture, the solid-state image sensor 10 can be used in a device used for agriculture, such as a camera for monitoring the state of a field or a crop.
  • the technology related to this disclosure can be applied to various products.
  • the technology according to the present disclosure is realized as a device mounted on a moving body of any kind such as an automobile, an electric vehicle, a hybrid electric vehicle, a motorcycle, a bicycle, a personal mobility, an airplane, a drone, a ship, and a robot. You may.
  • FIG. 21 is a block diagram showing a schematic configuration example of a vehicle control system, which is an example of a moving body control system to which the technique according to the present disclosure can be applied.
  • the vehicle control system 12000 includes a plurality of electronic control units connected via the communication network 12001.
  • the vehicle control system 12000 includes a drive system control unit 12010, a body system control unit 12020, an outside information detection unit 12030, an in-vehicle information detection unit 12040, and an integrated control unit 12050.
  • a microcomputer 12051, an audio image output unit 12052, and an in-vehicle network I / F (interface) 12053 are shown as a functional configuration of the integrated control unit 12050.
  • the drive system control unit 12010 controls the operation of the device related to the drive system of the vehicle according to various programs.
  • the drive system control unit 12010 provides a driving force generator for generating the driving force of the vehicle such as an internal combustion engine or a driving motor, a driving force transmission mechanism for transmitting the driving force to the wheels, and a steering angle of the vehicle. It functions as a control device such as a steering mechanism for adjusting and a braking device for generating braking force of the vehicle.
  • the body system control unit 12020 controls the operation of various devices mounted on the vehicle body according to various programs.
  • the body system control unit 12020 functions as a keyless entry system, a smart key system, a power window device, or a control device for various lamps such as headlamps, back lamps, brake lamps, blinkers or fog lamps.
  • the body system control unit 12020 may be input with radio waves transmitted from a portable device that substitutes for the key or signals of various switches.
  • the body system control unit 12020 receives inputs of these radio waves or signals and controls a vehicle door lock device, a power window device, a lamp, and the like.
  • the vehicle outside information detection unit 12030 detects information outside the vehicle equipped with the vehicle control system 12000.
  • an imaging unit 12031 is connected to the vehicle exterior information detection unit 12030.
  • the vehicle outside information detection unit 12030 causes the image pickup unit 12031 to capture an image of the outside of the vehicle and receives the captured image.
  • the vehicle exterior information detection unit 12030 may perform object detection processing or distance detection processing such as a person, a vehicle, an obstacle, a sign, or characters on the road surface based on the received image.
  • the imaging unit 12031 is an optical sensor that receives light and outputs an electric signal according to the amount of the light received.
  • the image pickup unit 12031 can output an electric signal as an image or can output it as distance measurement information. Further, the light received by the imaging unit 12031 may be visible light or invisible light such as infrared light.
  • the in-vehicle information detection unit 12040 detects the in-vehicle information.
  • a driver state detection unit 12041 that detects the driver's state is connected to the in-vehicle information detection unit 12040.
  • the driver state detection unit 12041 includes, for example, a camera that images the driver, and the in-vehicle information detection unit 12040 determines the degree of fatigue or concentration of the driver based on the detection information input from the driver state detection unit 12041. It may be calculated, or it may be determined whether the driver is dozing.
  • the microcomputer 12051 calculates the control target value of the driving force generator, the steering mechanism, or the braking device based on the information inside and outside the vehicle acquired by the vehicle exterior information detection unit 12030 or the vehicle interior information detection unit 12040, and the drive system control unit.
  • a control command can be output to 12010.
  • the microcomputer 12051 realizes ADAS (Advanced Driver Assistance System) functions including vehicle collision avoidance or impact mitigation, follow-up driving based on inter-vehicle distance, vehicle speed maintenance driving, vehicle collision warning, vehicle lane deviation warning, and the like. It is possible to perform cooperative control for the purpose of.
  • ADAS Advanced Driver Assistance System
  • the microcomputer 12051 controls the driving force generator, the steering mechanism, the braking device, and the like based on the information around the vehicle acquired by the vehicle exterior information detection unit 12030 or the vehicle interior information detection unit 12040. It is possible to perform coordinated control for the purpose of automatic driving that runs autonomously without depending on the operation.
  • the microcomputer 12051 can output a control command to the body system control unit 12020 based on the information outside the vehicle acquired by the vehicle exterior information detection unit 12030.
  • the microcomputer 12051 controls the headlamps according to the position of the preceding vehicle or the oncoming vehicle detected by the external information detection unit 12030, and performs cooperative control for the purpose of antiglare such as switching the high beam to the low beam. It can be carried out.
  • the audio image output unit 12052 transmits the output signal of at least one of the audio and the image to the output device capable of visually or audibly notifying the passenger of the vehicle or the outside of the vehicle.
  • an audio speaker 12061, a display unit 12062, and an instrument panel 12063 are exemplified as output devices.
  • the display unit 12062 may include, for example, at least one of an onboard display and a heads-up display.
  • FIG. 22 is a diagram showing an example of the installation position of the imaging unit 12031.
  • the vehicle 12100 has imaging units 12101, 12102, 12103, 12104, 12105 as imaging units 12031.
  • the imaging units 12101, 12102, 12103, 12104, 12105 are provided at positions such as, for example, the front nose, side mirrors, rear bumpers, back doors, and the upper part of the windshield in the vehicle interior of the vehicle 12100.
  • the imaging unit 12101 provided on the front nose and the imaging unit 12105 provided on the upper part of the windshield in the vehicle interior mainly acquire an image in front of the vehicle 12100.
  • the imaging units 12102 and 12103 provided in the side mirrors mainly acquire images of the side of the vehicle 12100.
  • the imaging unit 12104 provided on the rear bumper or the back door mainly acquires an image of the rear of the vehicle 12100.
  • the images in front acquired by the imaging units 12101 and 12105 are mainly used for detecting a preceding vehicle, a pedestrian, an obstacle, a traffic light, a traffic sign, a lane, or the like.
  • FIG. 22 shows an example of the photographing range of the imaging units 12101 to 12104.
  • the imaging range 12111 indicates the imaging range of the imaging unit 12101 provided on the front nose
  • the imaging ranges 12112 and 12113 indicate the imaging ranges of the imaging units 12102 and 12103 provided on the side mirrors, respectively
  • the imaging range 12114 indicates the imaging range of the imaging units 12102 and 12103.
  • the imaging range of the imaging unit 12104 provided on the rear bumper or the back door is shown. For example, by superimposing the image data captured by the imaging units 12101 to 12104, a bird's-eye view image of the vehicle 12100 as viewed from above can be obtained.
  • At least one of the imaging units 12101 to 12104 may have a function of acquiring distance information.
  • at least one of the image pickup units 12101 to 12104 may be a stereo camera composed of a plurality of image pickup elements, or may be an image pickup element having pixels for phase difference detection.
  • the microcomputer 12051 has a distance to each three-dimensional object within the imaging range 12111 to 12114 based on the distance information obtained from the imaging units 12101 to 12104, and a temporal change of this distance (relative velocity with respect to the vehicle 12100).
  • a predetermined speed for example, 0 km / h or more.
  • the microcomputer 12051 can set an inter-vehicle distance to be secured in front of the preceding vehicle in advance, and can perform automatic braking control (including follow-up stop control), automatic acceleration control (including follow-up start control), and the like. In this way, it is possible to perform coordinated control for the purpose of automatic driving or the like in which the vehicle travels autonomously without depending on the operation of the driver.
  • the microcomputer 12051 converts three-dimensional object data related to a three-dimensional object into two-wheeled vehicles, ordinary vehicles, large vehicles, pedestrians, utility poles, and other three-dimensional objects based on the distance information obtained from the imaging units 12101 to 12104. It can be classified and extracted and used for automatic avoidance of obstacles. For example, the microcomputer 12051 distinguishes obstacles around the vehicle 12100 into obstacles that can be seen by the driver of the vehicle 12100 and obstacles that are difficult to see. Then, the microcomputer 12051 determines the collision risk indicating the risk of collision with each obstacle, and when the collision risk is equal to or higher than the set value and there is a possibility of collision, the microcomputer 12051 via the audio speaker 12061 or the display unit 12062. By outputting an alarm to the driver and performing forced deceleration and avoidance steering via the drive system control unit 12010, driving support for collision avoidance can be provided.
  • At least one of the imaging units 12101 to 12104 may be an infrared camera that detects infrared rays.
  • the microcomputer 12051 can recognize a pedestrian by determining whether or not a pedestrian is present in the captured image of the imaging units 12101 to 12104.
  • pedestrian recognition includes, for example, a procedure for extracting feature points in an image captured by an imaging unit 12101 to 12104 as an infrared camera, and pattern matching processing for a series of feature points indicating the outline of an object to determine whether or not the pedestrian is a pedestrian. It is done by the procedure to determine.
  • the audio image output unit 12052 When the microcomputer 12051 determines that a pedestrian is present in the captured images of the imaging units 12101 to 12104 and recognizes the pedestrian, the audio image output unit 12052 outputs a square contour line for emphasizing the recognized pedestrian.
  • the display unit 12062 is controlled so as to superimpose and display. Further, the audio image output unit 12052 may control the display unit 12062 so as to display an icon or the like indicating a pedestrian at a desired position.
  • the above is an example of a vehicle control system to which the technology according to the present disclosure can be applied.
  • the technique according to the present disclosure can be applied to the imaging unit 12031 among the configurations described above.
  • the solid-state image sensor 10 of FIG. 4 can be applied to the image pickup unit 12031.
  • this technology can have the following configuration.
  • the pixel includes a photoelectric conversion unit and an AD conversion unit that AD-converts a pixel signal obtained by photoelectric conversion by the photoelectric conversion unit.
  • a solid-state image sensor in which some pixels are thinned out when reading AD conversion results from the plurality of pixels.
  • the solid-state image sensor according to (1) or (2) above further comprising a sequence circuit for reading and a reading unit for reading the AD conversion result in cluster units according to pixel blocks.
  • the sequential circuit includes a flip-flop.
  • the read unit includes a plurality of repeater circuits including a shift register to which the flip-flops are connected in a number corresponding to the number of stages of the cluster.
  • the solid-state image sensor according to (4), wherein the repeater circuit reads out the AD conversion result from the pixels in the cluster that are sequentially selected at a predetermined timing.
  • the reading unit further includes a number of latch circuits corresponding to the plurality of pixels.
  • the AD conversion unit included in the pixel and the latch circuit are connected in pairs.
  • the reading unit further includes a selector for selecting the repeater circuit according to the thinning amount from the plurality of repeater circuits.
  • the signal processing unit detects motion based on the plurality of thinned-out images.
  • the motion detection includes motion detection using a representative point matching method.
  • the signal processing unit Hold a specific thinned image as a template block,
  • the AD conversion read from the plurality of pixels arranged in the pixel array unit based on the motion vector detected in the first imaging.
  • the solid-state imaging device according to any one of (1) to (10), wherein in the pixel array unit, the plurality of pixels arranged in a two-dimensional manner are regularly thinned out in pixel block units. (12) It is equipped with a pixel array unit in which a plurality of pixels are arranged two-dimensionally.
  • the pixel includes a photoelectric conversion unit and an AD conversion unit that AD-converts a pixel signal obtained by photoelectric conversion by the photoelectric conversion unit.
  • the pixel array unit is an electronic device equipped with a solid-state image sensor in which some pixels are thinned out when reading AD conversion results from the plurality of pixels.
  • Solid-state imaging device 100A pixel board, 100B logic board, 101 pixel array part, 102 repeater part, 103 GC generation part, 104 SRAM, 105 signal processing part, 106 motion judgment memory, 107 DAC, 108 latch repeater part, 111 pixels, 121 clusters, 131 repeaters, 132 repeater selectors, 141 shift registers, 142 flip-flops, 151 ADCs, 152 latch circuits, 161 pixel circuits, 162 differential amplification circuits, 163 positive feedback circuits, 164 multiple circuits, 1000 electronic devices. , 1012 Solid-state imaging device

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Image Analysis (AREA)

Abstract

La présente invention concerne un dispositif d'imagerie à semiconducteurs qui permet de réduire la consommation d'énergie avec une échelle de circuit plus petite en utilisant un procédé de CAN parallèle aux pixels, et un appareil électronique. Le dispositif d'imagerie à semiconducteurs selon l'invention comprend une unité de réseau de pixels dans laquelle une pluralité de pixels sont disposés de manière bidimensionnelle. Chaque pixel comprend une unité de conversion photoélectrique et une unité de conversion analogique-numérique, l'unité de conversion analogique-numérique convertissant un signal de pixel obtenu à partir d'une conversion photoélectrique effectuée par l'unité de conversion photoélectrique. Dans l'unité de réseau de pixels, lors de la lecture des résultats de la conversion analogique-numérique de la pluralité de pixels, certains des pixels sont amincies. Cette technique peut être appliquée dans des capteurs d'image qui utilisent un procédé de CAN parallèle aux pixels, par exemple.
PCT/JP2020/011056 2019-03-28 2020-03-13 Dispositif d'imagerie à semiconducteurs et appareil électronique WO2020195936A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2019-063262 2019-03-28
JP2019063262A JP2020167441A (ja) 2019-03-28 2019-03-28 固体撮像装置、及び電子機器

Publications (1)

Publication Number Publication Date
WO2020195936A1 true WO2020195936A1 (fr) 2020-10-01

Family

ID=72609410

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2020/011056 WO2020195936A1 (fr) 2019-03-28 2020-03-13 Dispositif d'imagerie à semiconducteurs et appareil électronique

Country Status (2)

Country Link
JP (1) JP2020167441A (fr)
WO (1) WO2020195936A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112417967B (zh) * 2020-10-22 2021-12-14 腾讯科技（深圳）有限公司 障碍物检测方法、装置、计算机设备和存储介质
JP2023001788A (ja) * 2021-06-21 2023-01-06 ソニーセミコンダクタソリューションズ株式会社 撮像装置及び電子機器

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012085233A (ja) * 2010-10-14 2012-04-26 Sharp Corp 映像処理装置、映像処理方法、及びプログラム
JP2016184843A (ja) * 2015-03-26 2016-10-20 ソニー株式会社 イメージセンサ、処理方法、及び、電子機器
WO2017018215A1 (fr) * 2015-07-27 2017-02-02 ソニー株式会社 Dispositif d'imagerie à semi-conducteurs, son procédé de commande et appareil électronique

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012085233A (ja) * 2010-10-14 2012-04-26 Sharp Corp 映像処理装置、映像処理方法、及びプログラム
JP2016184843A (ja) * 2015-03-26 2016-10-20 ソニー株式会社 イメージセンサ、処理方法、及び、電子機器
WO2017018215A1 (fr) * 2015-07-27 2017-02-02 ソニー株式会社 Dispositif d'imagerie à semi-conducteurs, son procédé de commande et appareil électronique

Also Published As

Publication number Publication date
JP2020167441A (ja) 2020-10-08

Similar Documents

Publication Publication Date Title
JP7171199B2 (ja) 固体撮像装置、及び電子機器
US10939062B2 (en) Solid-state imaging apparatus and electronic equipment
JP2022028982A (ja) 固体撮像装置、信号処理チップ、および、電子機器
JP7370413B2 (ja) 固体撮像装置、及び電子機器
JP2018036102A (ja) 測距装置、および、測距装置の制御方法
JP2020072471A (ja) 固体撮像素子、撮像装置、および、固体撮像素子の制御方法
WO2018190126A1 (fr) Dispositif d'imagerie à semi-conducteur et appareil électronique
JP2020096347A (ja) 固体撮像素子、撮像装置、および、固体撮像素子の制御方法
JP2020088722A (ja) 固体撮像素子、および、撮像装置
US20210218923A1 (en) Solid-state imaging device and electronic device
WO2017163890A1 (fr) Appareil d'imagerie à semi-conducteurs, procédé de commande d'appareil d'imagerie à semi-conducteurs et dispositif électronique
JP2020088480A (ja) 固体撮像素子、および、撮像装置
WO2018074085A1 (fr) Télémètre et procédé de commande de télémètre
WO2022019026A1 (fr) Dispositif de traitement d'informations, système de traitement d'informations, procédé de traitement d'informations et programme de traitement d'informations
WO2020195936A1 (fr) Dispositif d'imagerie à semiconducteurs et appareil électronique
WO2020100427A1 (fr) Élément de capture d'image à semi-conducteurs, dispositif de capture d'image, et procédé de commande d'élément de capture d'image à semi-conducteurs
JPWO2019035369A1 (ja) 固体撮像装置及びその駆動方法
WO2019193801A1 (fr) Élément d'imagerie à semi-conducteurs, appareil électronique et procédé de commande d'un élément d'imagerie à semi-conducteurs
WO2019167608A1 (fr) Élément de capteur et dispositif électronique
US20230162468A1 (en) Information processing device, information processing method, and information processing program
WO2018139187A1 (fr) Dispositif de capture d'images à semi-conducteurs, son procédé de commande et dispositif électronique
WO2020090459A1 (fr) Dispositif d'imagerie à semi-conducteur et équipement électronique
WO2018211985A1 (fr) Élément d'imagerie, procédé de commande d'élément d'imagerie, dispositif d'imagerie, et appareil électronique
JP2020205507A (ja) 固体撮像素子、撮像装置、および、固体撮像素子の制御方法
WO2022158246A1 (fr) Dispositif d'imagerie

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20777443

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20777443

Country of ref document: EP

Kind code of ref document: A1