WO2020073370A1 - Embedded packaging structure and manufacturing method for image sensing chip - Google Patents
Embedded packaging structure and manufacturing method for image sensing chip Download PDFInfo
- Publication number
- WO2020073370A1 WO2020073370A1 PCT/CN2018/112617 CN2018112617W WO2020073370A1 WO 2020073370 A1 WO2020073370 A1 WO 2020073370A1 CN 2018112617 W CN2018112617 W CN 2018112617W WO 2020073370 A1 WO2020073370 A1 WO 2020073370A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- image sensor
- opening
- sensor chip
- packaging structure
- Prior art date
Links
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 42
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 25
- 239000000758 substrate Substances 0.000 claims abstract description 102
- 239000011521 glass Substances 0.000 claims abstract description 30
- 229910000679 solder Inorganic materials 0.000 claims abstract description 17
- 239000010410 layer Substances 0.000 claims description 40
- 239000012790 adhesive layer Substances 0.000 claims description 32
- 238000000034 method Methods 0.000 claims description 15
- 239000002184 metal Substances 0.000 claims description 13
- 238000002161 passivation Methods 0.000 claims description 10
- 238000001312 dry etching Methods 0.000 claims description 9
- 238000001039 wet etching Methods 0.000 claims description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 239000000919 ceramic Substances 0.000 claims description 3
- 238000005520 cutting process Methods 0.000 claims description 3
- 238000000206 photolithography Methods 0.000 claims description 3
- 229920002120 photoresistant polymer Polymers 0.000 claims description 3
- 239000010453 quartz Substances 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 3
- 239000000853 adhesive Substances 0.000 claims 1
- 230000001070 adhesive effect Effects 0.000 claims 1
- 229920000642 polymer Polymers 0.000 abstract description 3
- 238000011109 contamination Methods 0.000 abstract description 2
- 238000003466 welding Methods 0.000 abstract 2
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 description 4
- 239000003292 glue Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000008646 thermal stress Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000032798 delamination Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14618—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14636—Interconnect structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
Definitions
- the invention relates to a semiconductor chip packaging structure and manufacturing method, in particular to an image sensor chip packaging structure and manufacturing method, which belongs to the field of semiconductor packaging.
- the image sensor chip is a semiconductor module, which is a device that converts an optical image into an electronic signal.
- the electronic signal can be used for further processing or digitization for storage, or for transferring the image to a display device for display. It is widely used in digital cameras, mobile phones and other electronic optical devices.
- Image sensor chips are mainly divided into two types: charge coupled device (CCD) and CMOS image sensor (CIS).
- CCD image sensor is superior to the CMOS image sensor in terms of image quality and noise, the CMOS sensor can be manufactured using traditional semiconductor production technology, and the production cost is low.
- CMOS image sensors have the advantages of low power consumption, low parasitic delay of capacitance and inductance.
- the current impact sensor chip structure generally makes a cofferdam (polymer material) on the glass cover plate, and then bonds the functional surface of the chip with the periphery of the cofferdam through permanent bonding glue. At the same time, a certain distance needs to be left between the photosensitive region of the chip and the glass cover, which requires that the cofferdam must have a certain thickness.
- the cofferdam due to the low strength and rigidity of the cofferdam currently used, and the poor thickness uniformity, it is not enough to ensure that there is sufficient distance between the photosensitive area of the chip and the glass cover, generally only 30-50 ⁇ m, and it will cause the chip and glass Problems such as poor flatness at the joint of the cover and uneven glass surface.
- the interface between the cofferdam and other materials is prone to cracks, delamination and other problems caused by thermal stress, resulting in product failure.
- the cofferdam contacts the functional surface of the chip, the probability of contamination in the functional area is increased, such as glue overflow.
- the image sensor chip I / O ports are bound to increase. The increase in I / O port will lead to insufficient space for the ball, which is also a problem in the existing image sensor chip packaging structure.
- the present invention proposes an embedded packaging structure and manufacturing method of an image sensor chip.
- the image sensor chip is embedded in a substrate with a groove in a function-oriented manner, and the non-functional surface of the chip and the substrate are concave
- the bottom of the groove is bonded, and then the glass cover plate is bonded to the substrate, and then the second surface of the substrate and the non-functional surface of the image sensor chip are provided with an opening exposing the pad of the functional surface of the image sensor chip, and formed in the opening to extend to
- the conductive circuit on the back of the substrate electrically leads the pad to the back of the substrate.
- the packaging is completed and cut to form an image sensor chip packaging structure.
- an embedded packaging structure of an image sensor chip which includes at least a substrate, an image sensor chip, and a glass cover plate.
- the substrate includes a first surface and a second surface opposite thereto. At least one groove extending toward the second surface is formed on the first surface of the substrate.
- the image sensor chip includes a functional surface and a non-functional surface opposite thereto, and the functional surface includes a plurality of bonding pads and functional areas.
- the non-functional surface is covered with a first adhesive layer.
- the non-functional surface of the image sensor chip is bonded to the bottom surface of the groove through a first adhesive layer, and the first surface of the substrate is higher than the functional surface of the image sensor chip by 20 ⁇ m or more.
- the size of the bottom surface of the groove is larger than the size of the non-functional surface that affects the sensor chip, so that there is a gap between the inner wall of the groove and the side surface of the image sensor chip.
- the surface of the glass cover is bonded to the first surface of the substrate through a second bonding layer.
- the second surface of the substrate has a second opening.
- the first adhesive layer has a third opening, and a non-functional surface of the image sensor chip is provided with a fourth opening exposing each pad corresponding to the position of the pad.
- the second opening of the second surface of the substrate and the third opening of the first adhesive layer correspond to the position of the fourth opening of the non-functional surface of the image sensor chip.
- the second opening is connected to the third opening and the fourth opening to form a through hole.
- the inner wall of the through hole and the second surface of the substrate are sequentially provided with a passivation layer, a metal wiring layer, a solder resist layer, and conductive bumps.
- the embedded image sensor chip packaging structure is characterized in that the substrate is one of a silicon substrate, a glass substrate, a quartz substrate, and a ceramic substrate.
- the embedded image sensor chip packaging structure is characterized in that the first surface of the substrate is 20-50 ⁇ m higher than the functional surface of the image sensor chip.
- the embedded image sensor chip packaging structure is characterized in that there is a gap between the inner wall of the groove and the side of the image sensor chip, and the gap distance is 10- 20 ⁇ m.
- the embedded image sensor chip packaging structure is characterized in that the packaging structure embeds an image chip on a substrate, or embeds more than two image chips of different structures at the same time On a substrate, a dual camera or array image sensor chip packaging structure is formed.
- the embedded packaging structure of the image sensor chip is characterized in that the area surrounded by the conductive bumps and the metal wiring layer is not less than the functional surface or non-function of the image sensor chip The area of the surface.
- step 1 a substrate is provided, the substrate including a first surface and a second surface opposite thereto.
- Step 2 Coat a layer of photoresist on the first surface of the substrate to form a temporary adhesive layer
- Step 3 Perform photolithography and development processes on the temporary adhesive layer to form at least one first opening
- Step 4 Form a groove on the first surface of the substrate corresponding to the first opening, and remove the temporary adhesive layer;
- Step 5 Provide at least one image sensor chip to be packaged.
- the image sensor chip includes a functional surface and a non-functional surface opposite thereto, and the functional surface includes a plurality of bonding pads and functional areas.
- Step 6 Coat a first adhesive layer on the image sensor chip to be packaged, and place at least one chip to be packaged in the groove through the patching process so that the first surface of the substrate is higher than A functional surface of the image sensor chip, there is a gap between the side surface of the image sensor chip and the side wall of the groove;
- Step 7 providing a transparent glass cover plate, and bonding the glass cover plate and the first surface of the substrate with a second adhesive layer;
- Step 8 Thin the second surface of the substrate
- Step 9 forming a second opening in the second surface of the substrate
- Step 10 forming a third opening and a fourth opening exposing each pad on the first adhesive layer and the non-functional surface of the image sensor chip, the second opening is formed with the third opening, and the fourth opening is formed Through hole
- Step 11 forming a passivation layer on the inner wall of the through hole and the second surface of the substrate to expose each pad;
- Step 12 forming a patterned metal wiring layer on the passivation layer
- Step 13 forming a solder resist layer on the metal wiring layer, and forming a pad opening on the solder resist layer;
- Step 14 forming conductive bumps on the pad openings
- Step 15 The substrate and the glass cover are cut to form a single image sensor chip package.
- the manufacturing method of the embedded packaging structure of the image sensor chip is characterized in that the manufacturing method of the groove of the substrate is dry etching or wet etching.
- the manufacturing method of the embedded packaging structure of the image sensor chip is characterized in that, after step 6, a glass cover is bonded to the first surface of the substrate.
- the manufacturing method of the embedded packaging structure of the image sensor chip is characterized in that the manufacturing method of the second opening is one of cutting, dry etching and wet etching Or a combination of several types, the manufacturing method of the third opening and the fourth opening is one or a combination of dry etching and wet etching.
- the invention provides an embedded packaging structure and manufacturing method of an image sensor chip.
- the invention does not require a polymer cofferdam, which reduces the reliability problem of excessive thermal stress due to a large thermal expansion coefficient of the polymer.
- the glass cover is bonded to the substrate, and the image sensor chip is embedded in the cavity formed by the glass cover and the substrate. There is a gap between the inner wall of the cavity and the side wall of the image sensor chip to prevent the overflow of glue from contaminating the photosensitive area.
- the electric signal is led to the second surface of the substrate through the through hole, which increases the space of the ball.
- FIG. 1 is a schematic diagram of an image sensor chip embedded package structure according to an embodiment of the present invention.
- step 1 is a schematic cross-sectional view of the package structure after step 1.
- step 2 is a schematic cross-sectional view of the packaging structure after step 2.
- step 3 is a schematic cross-sectional view of the package structure after step 3.
- 5 is a schematic cross-sectional view of the package structure after step 4.
- FIG. 6 is a schematic cross-sectional view of the package structure after step 5.
- FIG. 7 is a schematic cross-sectional view of the packaging structure after step 6.
- step 9 is a schematic cross-sectional view of the packaging structure after step 8.
- FIG. 10 is a schematic cross-sectional view of the package structure after step 9.
- 11 is a schematic cross-sectional view of the package structure after step 10.
- step 12 is a schematic cross-sectional view of the packaging structure after step 11.
- step 12 is a schematic cross-sectional view of the package structure after step 12.
- step 14 is a schematic cross-sectional view of the package structure after step 13.
- step 15 is a schematic cross-sectional view of the package structure after step 14.
- 16 is a schematic cross-sectional view of the package structure after step 15.
- the present invention discloses an embedded packaging structure of an image sensor chip, which includes at least a substrate (1), an image sensor chip (3), and a glass cover (5).
- the substrate contains a first surface (101) and a second surface (102) opposite thereto.
- the first surface (101) of the substrate is formed with at least one groove 103 extending toward the second surface (102).
- the image sensor chip (3) includes a functional surface (301) and a non-functional surface (302) opposite thereto, and the functional surface includes a plurality of bonding pads (303) and functional areas (304).
- the non-functional surface (302) is covered with a first adhesive layer (4).
- the non-functional surface (302) of the image sensor chip (3) is bonded to the bottom surface of the groove (103) through the first adhesive layer (4), and the first surface (1) of the substrate (1) 101) 20 ⁇ m or more above the functional surface (301) of the image sensor chip (3).
- the size of the bottom surface of the groove (103) is larger than the size of the non-functional surface (302) affecting the sensor chip (3), so that the inner wall (104) of the groove (103) and the image sensor There is a gap between the side surfaces (305) of the chip (3).
- the surface of the glass cover (5) is bonded to the first surface (101) of the substrate (1) through a second adhesive layer (6).
- the second surface (102) of the substrate (1) has a second opening (105).
- the first adhesive layer (4) has a third opening (401), and the non-functional surface (302) of the image sensor chip (3) corresponds to the position of the solder pad (303) is provided with a third Four openings (306).
- the second opening (105) of the second surface (102) of the substrate (1) and the third opening (401) of the first adhesive layer (4) correspond to the non-functional surface of the image sensor chip (3) (302) The position of the fourth opening (306).
- the second opening (105) is connected to the third opening (401) and the fourth opening (306) to form a through hole.
- the inner wall of the through hole and the second surface (102) of the substrate (1) are sequentially provided with a passivation layer (7), a metal wiring layer (8), a solder resist layer (9), and conductive bumps (10).
- the substrate (1) is one of a silicon substrate, a glass substrate, a quartz substrate, and a ceramic substrate.
- the first surface (101) of the substrate (1) is 20-50 ⁇ m higher than the functional surface (301) of the image sensor chip (3).
- the gap distance is 10-20 ⁇ m.
- the packaging structure embeds an image chip on a substrate, or embeds more than two image chips of different structures on a substrate at the same time to form a dual-camera or array image sensor chip package structure.
- the area surrounded by the conductive bump (10) and the metal wiring layer (8) is not less than the area of the functional surface (303) or non-functional surface (304) of the image sensor chip (3).
- FIGS. 2 to 16 are schematic diagrams of a method for manufacturing an image sensor chip according to an embodiment of the present invention.
- a substrate (1) is provided.
- the substrate includes a first surface (101) and a second surface (102) opposite thereto.
- Step 2 as shown in FIG. 3, coating a layer of photoresist on the first surface (101) of the substrate (1) to form a temporary adhesive layer (2);
- Step 3 as shown in FIG. 4, performing photolithography and development processes on the temporary adhesive layer (2) to form at least one first opening (201);
- Step 4 as shown in FIG. 5, at the position of the first surface (101) of the substrate (1) corresponding to the first opening (201), a groove (103) is formed, and the temporary adhesive layer (2) is removed;
- Step 5 at least one image sensor chip (3) to be packaged is provided.
- the image sensor chip (3) includes a functional surface (301) and a non-functional surface (302) opposite thereto.
- the functional surface (302) contains several pads (303) and functional areas (304).
- Step 6 as shown in FIG. 7, coat the first adhesive layer (4) on the image sensor chip (3) to be packaged, and place at least one in the groove (103) through the patching process
- the chip to be packaged makes the first surface (101) of the substrate (1) higher than the functional surface (301) of the image sensor chip, the side surface (305) of the image sensor chip and the groove There is a gap between the side walls (104) of (103);
- Step 7 as shown in FIG. 8, providing a transparent glass cover plate (5), and bonding the glass cover plate and the first surface (101) of the substrate (1) with a second adhesive layer (6);
- Step 8 as shown in FIG. 9, thin the second surface (102) of the substrate (1);
- Step 9 as shown in FIG. 10, forming a second opening (105) on the second surface (103) of the substrate (1);
- Step 10 as shown in FIG. 11, forming a third opening (302) exposing each pad (303) in the first adhesive layer (4) and the non-functional surface (302) of the image sensor chip (3) 401) and a fourth opening (306), the second opening (105) and the third opening (401), the fourth opening (306) form a through hole;
- Step 11 as shown in FIG. 12, forming a passivation layer (7) on the inner wall of the through hole and the second surface (102) of the substrate to expose each pad (303)
- Step 12 as shown in FIG. 13, forming a patterned metal wiring layer (8) on the passivation layer (7);
- Step 13 as shown in FIG. 14, forming a solder resist layer (9) on the metal wiring layer (8), and forming a pad opening (901) on the solder resist layer;
- Step 14 as shown in FIG. 15, forming conductive bumps (10) on the pad openings (901);
- Step 15 as shown in FIG. 16, the substrate (1) and the glass cover (5) are cut to form a single image sensor chip package.
- the manufacturing method of the groove (103) of the substrate (1) is dry etching or wet etching.
- a glass cover (5) and the first surface (101) of the substrate (1) are bonded.
- the manufacturing method of the second opening (105) is one or a combination of cutting, dry etching and wet etching, and the third opening (401) and the fourth opening (306) ) Is produced by one or a combination of dry etching and wet etching.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
Description
Claims (9)
- 一种影像传感芯片的嵌入式封装结构,其特征在于,包括至少一基板(1),一影像传感芯片(3),一玻璃盖板(5);所述基板含有第一表面(101)和与其相对的第二表面(102);所述基板的第一表面(101)上形成有至少一向所述第二表面(102)延伸的凹槽(103);所述影像传感芯片(3)含有功能面(301)和与其相对的非功能面(302),所述功能面含有若干焊垫(303)和功能区(304);所述非功能面(302)覆盖有第一粘结层(4);所述影像传感芯片(3)的非功能面(302)通过第一粘结层(4)与所述凹槽(103)的底面粘结,且所述基板(1)的第一表面(101)高于所述影像传感芯片(3)的功能面(301)20μm以上;所述凹槽(103)的底面的尺寸大于所述影响传感芯片(3)的非功能面(302)的尺寸,使得所述凹槽(103)的内壁(104)和所述影像传感芯片(3)的侧面(305)之间存在间隙;所述玻璃盖板(5)的表面通过第二粘结层(6)与所述基板(1)的第一表面(101)粘结;所述基板(1)的第二表面(102)具有第二开口(105);所述第一粘结层(4)具有第三开口(401),所述影像传感芯片(3)的非功能面(302)对应焊垫(303)的位置设有暴露各个焊垫的第四开口(306);所述基板(1)的第二表面(102)的第二开口(105)和第一粘结层(4)的第三开口(401)对应所述影像传感芯片(3)的非功能面(302)的第四开口(306)的位置;所述第二开口(105)与第三开口(401),第四开口(306)连接形成通孔;所述通孔内壁及基板(1)的第二表面(102)依次设置有钝化层(7),金属布线层(8),阻焊层(9)及导电凸点(10)。An embedded packaging structure of an image sensor chip, characterized in that it includes at least a substrate (1), an image sensor chip (3), and a glass cover (5); the substrate includes a first surface (101 ) And the second surface (102) opposite thereto; the first surface (101) of the substrate is formed with at least one groove (103) extending toward the second surface (102); the image sensor chip ( 3) Contains a functional surface (301) and a non-functional surface (302) opposite thereto, the functional surface contains a number of solder pads (303) and functional areas (304); the non-functional surface (302) is covered with a first adhesive Junction layer (4); the non-functional surface (302) of the image sensor chip (3) is bonded to the bottom surface of the groove (103) through the first adhesive layer (4), and the substrate (1 ) Of the first surface (101) is higher than the functional surface (301) of the image sensor chip (3) by 20 μm or more; the size of the bottom surface of the groove (103) is larger than that of the sensor chip (3) The size of the non-functional surface (302) is such that there is a gap between the inner wall (104) of the groove (103) and the side surface (305) of the image sensor chip (3); the glass cover (5) The surface of the substrate passes through the second adhesive layer (6) and the substrate (1) The first surface (101) is bonded; the second surface (102) of the substrate (1) has a second opening (105); the first bonding layer (4) has a third opening (401), so The non-functional surface (302) of the image sensor chip (3) is provided with a fourth opening (306) exposing each pad corresponding to the position of the pad (303); the second surface (102) of the substrate (1) The second opening (105) and the third opening (401) of the first adhesive layer (4) correspond to the position of the fourth opening (306) of the non-functional surface (302) of the image sensor chip (3); The second opening (105) is connected to the third opening (401), the fourth opening (306) to form a through hole; the inner wall of the through hole and the second surface (102) of the substrate (1) are sequentially provided with a passivation layer (7), metal wiring layer (8), solder resist layer (9) and conductive bumps (10).
- 根据权利要求1所述的影像芯片的封装结构,其特征在于,所述基板(1)是硅基板,玻璃基板,石英基板,陶瓷基板的一种。The packaging structure of an image chip according to claim 1, wherein the substrate (1) is one of a silicon substrate, a glass substrate, a quartz substrate, and a ceramic substrate.
- 根据权利要求1所述的影像芯片的封装结构,其特征在于,所述基板(1)的第一表面(101)比所述影像传感芯片(3)的功能面(301)高20-50μm。The packaging structure of an image chip according to claim 1, wherein the first surface (101) of the substrate (1) is 20-50 μm higher than the functional surface (301) of the image sensor chip (3) .
- 根据权利要求1所述的影像芯片的封装结构,其特征在于,所述凹槽(103)的内壁(104)和所述影像传感芯片(3)的侧面(305)之间存在的间隙在10-20μm。The packaging structure of an image chip according to claim 1, wherein the gap between the inner wall (104) of the groove (103) and the side surface (305) of the image sensor chip (3) is between 10-20μm.
- 根据权利要求1所述的影像芯片的封装结构,其特征在于, 所述封装结构将一个影像芯片嵌入到一个基板上,或者将两个以上的不同结构的影像芯片同时嵌入到一个基板上,形成双摄或者阵列影像传感芯片封装结构。The packaging structure of an image chip according to claim 1, wherein the packaging structure embeds an image chip on a substrate, or embeds two or more image chips of different structures on a substrate at the same time to form Double camera or array image sensor chip packaging structure.
- 根据权利要求1所述的影像芯片的封装结构,其特征在于,所述导电凸点(10)和金属布线层(8)所围的面积不小于所述影像传感芯片(3)的功能面(303)或非功能面(304)的面积。The packaging structure of an image chip according to claim 1, wherein the area surrounded by the conductive bump (10) and the metal wiring layer (8) is not smaller than the functional surface of the image sensor chip (3) (303) or the area of the non-functional surface (304).
- 一种影像传感芯片的嵌入式封装结构的制作方法,其特征在于,包括如下步骤:A method for manufacturing an embedded packaging structure of an image sensor chip is characterized in that it includes the following steps:步骤1,提供一基板(1),所述基板含有第一表面(101)和与其相对的第二表面(102);Step 1: Provide a substrate (1), the substrate including a first surface (101) and a second surface (102) opposite thereto;步骤2,在所述基板(1)的第一表面(101)涂布一层光刻胶,形成临时胶层(2);Step 2: coat a layer of photoresist on the first surface (101) of the substrate (1) to form a temporary adhesive layer (2);步骤3,在所述临时胶层(2)上进行光刻,显影工艺,形成至少一个第一开口(201);Step 3: Perform photolithography and development processes on the temporary adhesive layer (2) to form at least one first opening (201);步骤4,在所述基板(1)的第一表面(101)对应第一开口(201)的位置,形成凹槽(103),并去除临时胶层(2);Step 4, forming a groove (103) at the position of the first surface (101) of the substrate (1) corresponding to the first opening (201), and removing the temporary adhesive layer (2);步骤5,提供至少一待封装的影像传感芯片(3),所述影像传感芯片(3)含有功能面(301)和与其相对的非功能面(302),所述功能面(302)含有若干焊垫(303)和功能区(304);Step 5, providing at least one image sensor chip (3) to be packaged, the image sensor chip (3) including a functional surface (301) and a non-functional surface (302) opposite thereto, the functional surface (302) Contains several solder pads (303) and functional areas (304);步骤6,在待封装的影像传感芯片(3)上涂布第一粘结层(4),并通过贴片工艺在所述凹槽(103)内放置至少一颗待封装的芯片,使所述基板(1)的第一表面(101)高于所述影像传感芯片的功能面(301),所述影像传感芯片的侧面(305)与所述凹槽(103)的侧壁(104)之间具有间隙;Step 6, coat the first adhesive layer (4) on the image sensor chip (3) to be packaged, and place at least one chip to be packaged in the groove (103) through the patching process, so that The first surface (101) of the substrate (1) is higher than the functional surface (301) of the image sensor chip, the side surface (305) of the image sensor chip and the side wall of the groove (103) (104) with a gap between them;步骤7,提供一透明玻璃盖板(5),并将玻璃盖板和所述基板(1)的第一表面(101)用第二粘结层(6)粘结;Step 7, providing a transparent glass cover plate (5), and bonding the glass cover plate and the first surface (101) of the substrate (1) with a second adhesive layer (6);步骤8,对所述基板(1)的第二表面(102)减薄;Step 8, thin the second surface (102) of the substrate (1);步骤9,于所述基板(1)的第二表面(103)形成第二开口(105);Step 9, forming a second opening (105) on the second surface (103) of the substrate (1);步骤10,于所述第一粘结层(4)和所述影像传感芯片(3)的非功能面(302)形成暴露各个焊垫(303)的第三开口(401)和第 四开口(306),所述第二开口(105)与第三开口(401),第四开口(306)形成通孔;Step 10: Form a third opening (401) and a fourth opening in the first adhesive layer (4) and the non-functional surface (302) of the image sensor chip (3) to expose the solder pads (303) (306), the second opening (105) and the third opening (401), the fourth opening (306) form a through hole;步骤11,于所述通孔内壁和所述基板的第二表面(102)形成暴露各个焊垫(303)的钝化层(7);Step 11, forming a passivation layer (7) on the inner wall of the through hole and the second surface (102) of the substrate, exposing each pad (303);步骤12,于所述钝化层(7)上形成图形化的金属布线层(8);Step 12, forming a patterned metal wiring layer (8) on the passivation layer (7);步骤13,于所述金属布线层(8)上形成阻焊层(9),所述阻焊层上形成有焊盘开口(901);Step 13, forming a solder resist layer (9) on the metal wiring layer (8), and a pad opening (901) is formed on the solder resist layer;步骤14,于所述焊盘开口(901)上形成导电凸点(10);Step 14, forming conductive bumps (10) on the pad openings (901);步骤15,将基板(1)和玻璃盖板(5)切割,形成单颗影像传感芯片封装体。Step 15: The substrate (1) and the glass cover (5) are cut to form a single image sensor chip package.
- 根据权利要求7所述的影像芯片封装结构的制作方法,其特征在于,所述基板(1)的凹槽(103)的制作方法为干法刻蚀或湿法刻蚀。The method for manufacturing an image chip packaging structure according to claim 7, wherein the method for manufacturing the groove (103) of the substrate (1) is dry etching or wet etching.
- 根据权利要求7所述的影像芯片封装结构的制作方法,其特征在于,所述第二开口(105)的制作方法为切割,干法刻蚀和湿法刻蚀中的一种或几种的组合,所述第三开口(401)和第四开口(306)的制作方法为干法刻蚀和湿法刻蚀中的一种或两种的组合。The method for manufacturing an image chip packaging structure according to claim 7, characterized in that the method for manufacturing the second opening (105) is one or more of cutting, dry etching and wet etching In combination, the manufacturing method of the third opening (401) and the fourth opening (306) is one or a combination of dry etching and wet etching.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811181878.4 | 2018-10-11 | ||
CN201811181878.4A CN109326620A (en) | 2018-10-11 | 2018-10-11 | A kind of embedded packaging structure and production method of image sensing chip |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020073370A1 true WO2020073370A1 (en) | 2020-04-16 |
Family
ID=65261810
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2018/112617 WO2020073370A1 (en) | 2018-10-11 | 2018-10-30 | Embedded packaging structure and manufacturing method for image sensing chip |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN109326620A (en) |
WO (1) | WO2020073370A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111710615A (en) * | 2020-06-29 | 2020-09-25 | 华天科技(昆山)电子有限公司 | CIS chip packaging structure and packaging method thereof |
CN112490185A (en) * | 2020-11-25 | 2021-03-12 | 通富微电子股份有限公司 | Chip packaging method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1971926A (en) * | 2005-11-24 | 2007-05-30 | 矽格股份有限公司 | Encapsulation structure of optical sensing element with micro-packaging area |
CN201004462Y (en) * | 2007-01-11 | 2008-01-09 | 力相光学股份有限公司 | Micro lens module encapsulation structure |
JP2016111270A (en) * | 2014-12-09 | 2016-06-20 | シャープ株式会社 | Semiconductor device, and method of manufacturing the same |
CN107146799A (en) * | 2017-05-11 | 2017-09-08 | 北京工业大学 | A kind of image chip encapsulating structure based on silicon substrate and preparation method thereof |
-
2018
- 2018-10-11 CN CN201811181878.4A patent/CN109326620A/en active Pending
- 2018-10-30 WO PCT/CN2018/112617 patent/WO2020073370A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1971926A (en) * | 2005-11-24 | 2007-05-30 | 矽格股份有限公司 | Encapsulation structure of optical sensing element with micro-packaging area |
CN201004462Y (en) * | 2007-01-11 | 2008-01-09 | 力相光学股份有限公司 | Micro lens module encapsulation structure |
JP2016111270A (en) * | 2014-12-09 | 2016-06-20 | シャープ株式会社 | Semiconductor device, and method of manufacturing the same |
CN107146799A (en) * | 2017-05-11 | 2017-09-08 | 北京工业大学 | A kind of image chip encapsulating structure based on silicon substrate and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN109326620A (en) | 2019-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI525758B (en) | Chip package and fabrication method thereof | |
US8536672B2 (en) | Image sensor package and fabrication method thereof | |
CN102856336B (en) | Wafer encapsulation body and forming method thereof | |
US7527990B2 (en) | Solid state imaging device and producing method thereof | |
JP6395600B2 (en) | Imaging device manufacturing method and semiconductor device manufacturing method | |
TWI549247B (en) | Chip package | |
TWI614852B (en) | Chip package and method for forming the same | |
US20060043514A1 (en) | Semiconductor device with simplified constitution | |
TWI382477B (en) | Electronic device wafer level scale packages and fabrication methods thereof | |
JPWO2013179766A1 (en) | Imaging device, semiconductor device, and imaging unit | |
US9117714B2 (en) | Wafer level package and mask for fabricating the same | |
TWI717255B (en) | Package structure and manufacturing method thereof | |
TW201306188A (en) | Chip package and fabrication method thereof | |
US8659019B2 (en) | Semiconductor device | |
TWI502692B (en) | Chip package and method for forming the same | |
TW201715662A (en) | Chip package and method for forming the same | |
JP2020077855A (en) | Chip package and manufacturing method thereof | |
WO2020073370A1 (en) | Embedded packaging structure and manufacturing method for image sensing chip | |
TWI384602B (en) | Package substrate having embedded photosensitive semiconductor chip and fabrication method thereof | |
US9653500B2 (en) | Optical cover plate with improved solder mask dam on glass for image sensor package and fabrication method thereof | |
JP2008098612A (en) | Wafer level chip scale package of image sensor, and method of manufacturing the same | |
JP2007013209A (en) | Semiconductor device | |
TW201824528A (en) | An image sensor package and a method of packaging an image sensor | |
US20080061425A1 (en) | Chip package structure and fabricating method thereof | |
CN103779245A (en) | Chip packaging method and packaging structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 18936461 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 18936461 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 17/09/2021) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 18936461 Country of ref document: EP Kind code of ref document: A1 |