WO2019192082A1 - 一种液晶显示器 - Google Patents

一种液晶显示器 Download PDF

Info

Publication number
WO2019192082A1
WO2019192082A1 PCT/CN2018/092353 CN2018092353W WO2019192082A1 WO 2019192082 A1 WO2019192082 A1 WO 2019192082A1 CN 2018092353 W CN2018092353 W CN 2018092353W WO 2019192082 A1 WO2019192082 A1 WO 2019192082A1
Authority
WO
WIPO (PCT)
Prior art keywords
thin film
sub
pixels
pixel regions
pixel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2018/092353
Other languages
English (en)
French (fr)
Inventor
郝思坤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to US16/112,293 priority Critical patent/US20190304383A1/en
Publication of WO2019192082A1 publication Critical patent/WO2019192082A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/13624—Active matrix addressed cells having more than one switching element per pixel
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136277—Active matrix addressed cells formed on a semiconductor substrate, e.g. of silicon
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3607—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals for displaying colours or for displaying grey scales with a specific pixel layout, e.g. using sub-pixels

Definitions

  • the present invention relates to the field of display technologies, and in particular, to a liquid crystal display.
  • Liquid crystal display is currently the most widely used flat panel display, and has gradually become a high-resolution widely used in various electronic devices such as mobile phones, personal digital assistants (PDAs), digital cameras, computer screens or laptop screens. Rate display with color screen.
  • Currently used liquid crystal displays usually have an upper and lower substrate and an intermediate liquid crystal layer, and the substrate is composed of glass and electrodes. If the upper and lower substrates have electrodes, a vertical electric field mode display such as TN (Twist Nematic) mode, VA (Vertical Alignment) mode, and MVA (developed to solve the narrow viewing angle) can be formed. Multi-domain Vertical Alignment mode.
  • the electrodes are located only on one side of the substrate to form a display of a transverse electric field mode, such as an IPS (In-plane switching) mode, an FFS (Fringe Field Switching) mode, or the like. .
  • IPS In-plane switching
  • FFS Frringe Field Switching
  • Figure 1 and Figure 2 show two common drive architectures for liquid crystal displays.
  • Figure 1 shows a schematic diagram of a conventional drive architecture in a liquid crystal display.
  • Figure 2 shows a tri-gate drive (Tri-Gate) in a liquid crystal display.
  • Each pixel unit has three gate lines driven, and each pixel unit includes three rows of sub-pixels.
  • 3 and 4 correspond to a circuit diagram of a conventional driving architecture and a circuit diagram of a tri-gate driving architecture, respectively.
  • the number of data lines is reduced to 1/3 of the number of data lines in a conventional drive architecture, and the number of scan lines (also referred to as gate lines) is increased to three times the number of scan lines in a conventional drive architecture. Therefore, the COF (Crystalline Film) carrying the data line of the tri-gate driving structure is reduced to 1/3 of the conventional driving architecture, and the width and charging time of each scanning signal pulse are also reduced to 1/3 of the conventional driving architecture.
  • COF Crystalstalline Film
  • the liquid crystal display panel gradually adopts the GOA (Gate Driver on Array) technology, which uses the original process of the flat panel display panel to make the driving circuit of the horizontal scanning line of the panel on the substrate around the display area, but
  • GOA Gate Driver on Array
  • the GOA technology is limited by the process and external drive.
  • the driving ability of different levels of scan lines is different. This difference will cause the horizontal display of the liquid crystal display as shown in Figure 5.
  • This disadvantage is caused by the large-size high-resolution tri-gate drive. Especially prominent in the display.
  • the present invention provides a liquid crystal display capable of eliminating horizontal horizontal stripes of a liquid crystal display and improving display quality.
  • the present invention provides a liquid crystal display comprising: a plurality of data lines and a plurality of scan lines, wherein the plurality of data lines and the plurality of scan lines intersect to form a plurality of pixel regions, each pixel region being adjacent to two a strip of data lines and two adjacent scan lines;
  • a switching thin film transistor and a sub-pixel are disposed in each pixel region, and a gate and a drain of the switching thin film transistor are respectively connected to the scan line and the data line, and a source of the switching thin film transistor is The sub-pixel connection;
  • All of the switching thin film transistors in each row of pixel regions include a plurality of first switching thin film transistors and a plurality of second switching thin film transistors, and the first switching thin film transistors in each row of pixel regions are bordered by the pixel regions of the row a first scan line connection, wherein the second switch thin film transistor in each row of pixel regions is connected to a second scan line that is a boundary of the row of pixel regions, and the plurality of first switch thin film transistors and the plurality of The second switching thin film transistors are spaced apart from each other.
  • the sub-pixels in each row of pixel regions or each column of pixel regions are sub-pixels of the same color, and the sub-pixels in each row of pixel regions or each column of pixel regions are red sub-pixels, green sub-pixels, and blue One of the sub-pixels; wherein each row of pixel regions is a pixel region between adjacent two scan lines, and each column of pixel regions is a pixel region between adjacent two data lines.
  • the adjacent three rows of pixel regions or the adjacent three columns of pixel regions include red sub-pixels, green sub-pixels, and blue sub-pixels.
  • any two adjacent switching thin film transistors in the same row of pixel regions include one of the first switching thin film transistors and one of the The second switching thin film transistor.
  • the red sub-pixel, the green sub-pixel, and the blue sub-pixel are included in any adjacent three rows of pixel regions.
  • each row of pixel regions includes a plurality of sets of first switching thin film transistor groups and a plurality of sets of second switching thin film transistor groups;
  • the first switching thin film transistor group includes three adjacent first switching thin film transistors, and the second switching thin film transistor group includes three adjacent three second switching thin film transistors;
  • the plurality of first switching thin film transistor groups and the plurality of second switching thin film transistor groups are spaced apart from each other.
  • any adjacent three columns of pixel regions include a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
  • the sub-pixel is a liquid crystal capacitor.
  • the plurality of data lines are used to access data signals with the same waveform, or some of the plurality of data lines are used to access data signals with the same waveform, and another part of the data lines are used for connection. Enter the opposite data signal.
  • the present invention also provides a liquid crystal display comprising: a plurality of data lines and a plurality of scan lines, wherein the plurality of data lines and the plurality of scan lines intersect to form a plurality of pixel regions, each pixel region being adjacent to two a strip of data lines and two adjacent scan lines;
  • a switching thin film transistor and a sub-pixel are disposed in each pixel region, and a gate and a drain of the switching thin film transistor are respectively connected to the scan line and the data line, and a source of the switching thin film transistor is The sub-pixel is connected; the sub-pixel is a liquid crystal capacitor;
  • All of the switching thin film transistors in each row of pixel regions include a plurality of first switching thin film transistors and a plurality of second switching thin film transistors, and the first switching thin film transistors in each row of pixel regions are bordered by the pixel regions of the row a first scan line connection, wherein the second switch thin film transistor in each row of pixel regions is connected to a second scan line that is a boundary of the row of pixel regions, and the plurality of first switch thin film transistors and the plurality of Second switching thin film transistors are arranged at intervals;
  • the sub-pixels in each row of pixel regions or each column of pixel regions are sub-pixels of the same color, and the sub-pixels in each row of pixel regions or each column of pixel regions are red sub-pixels, green sub-pixels, and blue sub-pixels.
  • One type of pixel area is a pixel area between two adjacent scan lines, and each column of pixel areas is a pixel area between two adjacent data lines.
  • the adjacent three rows of pixel regions or the adjacent three columns of pixel regions include red sub-pixels, green sub-pixels, and blue sub-pixels.
  • any two adjacent switching thin film transistors in the same row of pixel regions include one of the first switching thin film transistors and one of the The second switching thin film transistor.
  • the red sub-pixel, the green sub-pixel, and the blue sub-pixel are included in any adjacent three rows of pixel regions.
  • each row of pixel regions includes a plurality of sets of first switching thin film transistor groups and a plurality of sets of second switching thin film transistor groups;
  • the first switching thin film transistor group includes three adjacent first switching thin film transistors, and the second switching thin film transistor group includes three adjacent three second switching thin film transistors;
  • the plurality of first switching thin film transistor groups and the plurality of second switching thin film transistor groups are spaced apart from each other.
  • any adjacent three columns of pixel regions include a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
  • the plurality of data lines are used to access data signals with the same waveform, or some of the plurality of data lines are used to access data signals with the same waveform, and another part of the data lines are used for connection. Enter the opposite data signal.
  • the present invention also provides a liquid crystal display comprising: a plurality of data lines and a plurality of scan lines, wherein the plurality of data lines and the plurality of scan lines intersect to form a plurality of pixel regions, each pixel region being adjacent to two a strip of data lines and two adjacent scan lines;
  • a switching thin film transistor and a sub-pixel are disposed in each pixel region, and a gate and a drain of the switching thin film transistor are respectively connected to the scan line and the data line, and a source of the switching thin film transistor is The sub-pixel connection;
  • All of the switching thin film transistors in each row of pixel regions include a plurality of first switching thin film transistors and a plurality of second switching thin film transistors, and the first switching thin film transistors in each row of pixel regions are bordered by the pixel regions of the row a first scan line connection, wherein the second switch thin film transistor in each row of pixel regions is connected to a second scan line that is a boundary of the row of pixel regions, and the plurality of first switch thin film transistors and the plurality of Second switching thin film transistors are arranged at intervals;
  • the sub-pixels in each row of pixel regions or each column of pixel regions are sub-pixels of the same color, and the sub-pixels in each row of pixel regions or each column of pixel regions are red sub-pixels, green sub-pixels, and blue sub-pixels.
  • One type of pixel area is a pixel area between two adjacent scan lines, and each column of pixel areas is a pixel area between two adjacent data lines;
  • the adjacent three rows of pixel regions or the adjacent three columns of pixel regions include red sub-pixels, green sub-pixels, and blue sub-pixels;
  • one of the first switching thin film transistors and one of the second switches are included in any two adjacent switching thin film transistors in the same row of pixel regions. Thin film transistor.
  • the red sub-pixel, the green sub-pixel, and the blue sub-pixel are included in any adjacent three rows of pixel regions.
  • each row of pixel regions includes a plurality of sets of first switching thin film transistor groups and a plurality of sets of second switching thin film transistor groups;
  • the first switching thin film transistor group includes three adjacent first switching thin film transistors, and the second switching thin film transistor group includes three adjacent three second switching thin film transistors;
  • the plurality of first switching thin film transistor groups and the plurality of second switching thin film transistor groups are spaced apart from each other;
  • any adjacent three columns of pixel regions include a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
  • the sub-pixel is a liquid crystal capacitor
  • the plurality of data lines are all used to access data signals with the same waveform, or some of the plurality of data lines are used to access data signals with the same waveform, and another part of the data lines are used for accessing the opposite waveforms.
  • Data signal is not used to access data signals with the same waveform, or some of the plurality of data lines are used to access data signals with the same waveform, and another part of the data lines are used for accessing the opposite waveforms.
  • the switching thin film transistors in each row of pixel regions are commonly driven by two scanning lines at the boundary of the row of pixel regions.
  • the plurality of first switching thin film transistors connected in the same row of pixel regions and connected to the same scanning line are mutually connected with the plurality of second switching thin film transistors in the same row of pixel regions and connected to another identical scanning line.
  • the arrangement of the partitions can eliminate or reduce the difference in driving ability between the adjacent two scanning lines, thereby eliminating the horizontal stripes of the liquid crystal display and improving the display quality.
  • 1 is a conventional drive architecture used by current liquid crystal displays provided by the present invention.
  • FIG. 3 is a circuit diagram of a conventional drive architecture used in current liquid crystal displays provided by the present invention.
  • FIG. 4 is a circuit diagram of a three-gate driving architecture used in current liquid crystal displays provided by the present invention.
  • FIG. 5 is a schematic diagram showing horizontal horizontal stripes appearing on a liquid crystal display provided by the present invention.
  • FIG. 6 is a circuit diagram of a first embodiment of a driving architecture of a liquid crystal display provided by the present invention.
  • FIG. 7 is a circuit diagram of a second embodiment of a driving architecture of a liquid crystal display provided by the present invention.
  • Fig. 8 is a timing chart showing the driving of the liquid crystal display provided by the present invention.
  • the present invention provides a liquid crystal display comprising as shown in FIG. 6 or FIG. 7: a plurality of data lines D1, D2, ..., D6, and a plurality of scanning lines G1, G2, ..., G7,
  • the strip data lines and the plurality of scan lines intersect to form a plurality of pixel regions, and each of the pixel regions is surrounded by two adjacent data lines and two adjacent scan lines.
  • a region enclosed between two adjacent scanning lines G1, G2 and two adjacent data lines D1, D2 is a pixel region.
  • a switching thin film transistor and a sub-pixel are disposed in each pixel region, and a gate and a drain of the switching thin film transistor are respectively connected to the scan line and the data line, and a source of the switching thin film transistor is connected to the sub-pixel.
  • the sub-pixel is one liquid crystal capacitor C1
  • the sub-pixel may be one of a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
  • the liquid crystal capacitor C1 includes a pixel electrode and a common electrode arranged opposite to each other, the pixel electrode is connected to the switching thin film transistor, and the common electrode is connected to the common electrode line CFcom of the color filter substrate.
  • All of the switching thin film transistors in each row of pixel regions include a plurality of first switching thin film transistors T1 and a plurality of second switching thin film transistors T2, and the first switching thin film transistor T1 in each row of pixel regions is bordered by the pixel region of the row a first scan line connection, the second switch thin film transistor T2 in each row of pixel regions is connected to a second scan line that is a boundary of the row of pixel regions, and the plurality of first switch thin film transistors T1 and the plurality of second The switching thin film transistors T2 are arranged spaced apart from each other.
  • the first switching thin film transistor T1 in the pixel region of the first row is connected to the scanning line G1 which is the upper boundary of the pixel region of the row, that is, the scanning line G1 is the boundary of the pixel region of the first row.
  • a scan line, the second switching thin film transistor T2 in the pixel region of the first row is connected to the scanning line G2 which is the lower boundary of the pixel region of the row, that is, the scanning line G2 serves as the second scanning line of the boundary of the pixel region of the first row.
  • the first switching thin film transistor T1 and the second switching thin film transistor T2 may each be a P-type thin film transistor.
  • each row of pixel regions or each column of pixel regions are sub-pixels of the same color
  • the sub-pixels in each row of pixel regions or each column of pixel regions are red sub-pixels, green sub-pixels, and blue One of the sub-pixels; wherein each row of pixel regions is a pixel region between adjacent two scan lines, and each column of pixel regions is a pixel region between adjacent two data lines.
  • the adjacent three rows of pixel regions or the adjacent three columns of pixel regions include red sub-pixels, green sub-pixels, and blue sub-pixels.
  • any two adjacent switching thin film transistors in the same row of pixel regions include a first switching thin film transistor T1 and a second switch.
  • the sub-pixels in each row of pixel regions are sub-pixels of the same color, the red sub-pixel, the green sub-pixel, and the blue sub-pixel are included in any adjacent three rows of pixel regions.
  • each row of pixel regions includes a plurality of sets of first switching thin film transistor groups and a plurality of sets of second switching thin film transistor groups.
  • the first switching thin film transistor group includes three adjacent first switching thin film transistors T1, and the second switching thin film transistor group includes adjacent three second switching thin film transistors T2.
  • the plurality of first switching thin film transistor groups and the plurality of second switching thin film transistor groups are spaced apart from each other.
  • any adjacent three columns of pixel regions include a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
  • the sub-pixels in each column of pixel regions are sub-pixels of the same color.
  • the first three columns are respectively a red sub-pixel column, a green sub-pixel column, and a blue sub-pixel column, and the adjacent three columns of sub-pixels may constitute one column of pixel units.
  • the red sub-pixel columns, the green sub-pixel columns, and the blue sub-pixel columns are arranged side by side to form a second column of pixel units.
  • the driving architecture shown in FIG. 6 can be regarded as a plurality of columns of side-by-side pixel units, each of which drives one pixel unit.
  • Each column of pixel regions is a pixel region between two adjacent data lines.
  • the first column of pixel regions is a pixel region between data lines D1 and D2
  • the second column of pixel regions is between data lines D2 and D3. Pixel area.
  • each row of pixel regions includes a plurality of first switching thin film transistors T1 and a plurality of second switching thin film transistors T2.
  • the adjacent three first switching thin film transistors T1 constitute a first switching thin film transistor group
  • the adjacent three second switching thin film transistors T2 constitute a second switching thin film transistor group
  • the plurality of first switching thin film transistor groups and the plurality of second The switching thin film transistor groups are arranged at intervals.
  • the sub-pixels in each row of pixel regions are sub-pixels of the same color.
  • the first three rows are red sub-pixel rows, green sub-pixel rows, and blue sub-pixel rows, and each adjacent three rows of sub-pixels may constitute one row of pixel units.
  • the red sub-pixel row, the green sub-pixel row, and the blue sub-pixel row are side by side to form a second row of pixel cells.
  • the driving architecture shown in FIG. 7 can be regarded as a plurality of rows of pixel units side by side, and each of the three scanning lines drives one pixel unit.
  • Each row of pixel regions is a pixel region between adjacent row scan lines.
  • the first row of pixel regions is a pixel region between scan lines G1 and G2
  • the second row of pixel regions is a pixel between scan lines G2 and G3. region.
  • the switching thin film transistor in the first column of pixel regions is the first switching thin film transistor T1
  • the second column The switching thin film transistor in the pixel region is the second switching thin film transistor T2.
  • the switching thin film transistor in the pixel region of the third column is the first switching thin film transistor T1
  • the switching thin film transistor in the pixel region of the fourth column is the second switching thin film transistor T2.
  • each row of pixel regions is driven by two adjacent rows of scan lines, and the first switching thin film transistor T1 and the second switching thin film transistor respectively driven by the two scan lines.
  • T2 is evenly spaced, even if the driving ability between adjacent two scanning lines is different, because the first switching thin film transistor T1 and the second switching thin film transistor T2 of each row of pixel regions are respectively adjacent to two scanning lines Drive to eliminate or reduce the difference in driving capability between two adjacent scan lines, so that the liquid crystal display does not exhibit horizontal horizontal stripes, especially for liquid crystal displays with high resolution, and slight differences between individual pixel regions.
  • the human eye is hard to distinguish.
  • each pixel unit includes a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
  • adjacent pixel units are respectively separated by two different scanning lines.
  • the liquid crystal display will not appear horizontally constant, and there will be no color shift between adjacent pixels.
  • a plurality of data lines are used to access data signals having the same waveform, or some of the plurality of data lines are used to access data signals having the same waveform, and the other data lines are used.
  • the data signal with the opposite waveform is connected.
  • the switching thin film transistors in each row of pixel regions are commonly driven by two scanning lines at the boundary of the row of pixel regions.
  • the plurality of first switching thin film transistors T1 connected to the same scanning line in the pixel region of the same row are connected to the plurality of second switching thin film transistors T2 in the same row of pixel regions and connected to another identical scanning line.
  • the arrangement is spaced apart from each other, and the arrangement can eliminate or reduce the difference in driving ability between adjacent two scanning lines, thereby eliminating horizontal horizontal stripes of the liquid crystal display and improving display quality.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

一种液晶显示器，其包括：多条数据线和多条扫描线，多条数据线和多条扫描线交叉形成多个像素区域；每一像素区域中均设有一个开关薄膜晶体管和一个子像素，开关薄膜晶体管的栅极和漏极分别与扫描线和数据线连接，开关薄膜晶体管的源极与子像素连接；每一行像素区域中所有的开关薄膜晶体管均包含多个第一开关薄膜晶体管和多个第二开关薄膜晶体管，每一行像素区域中的第一开关薄膜晶体管均与作为该行像素区域边界的第一条扫描线连接，每一行像素区域中的第二开关薄膜晶体管均与作为该行像素区域边界的第二条扫描线连接，多个第一开关薄膜晶体管与多个第二开关薄膜晶体管相互间隔排布。该液晶显示器可以解决水平横纹问题，提高显示品质。

Description

一种液晶显示器
本申请要求于2018年4月2日提交中国专利局、申请号为201810284742.X、发明名称为“一种液晶显示器”的中国专利申请的优先权，上述专利的全部内容通过引用结合在本申请中。
技术领域
本发明涉及显示技术领域，尤其涉及一种液晶显示器。
背景技术
液晶显示器是目前使用最广泛的一种平板显示器，已经逐渐成为各种电子设备如移动电话、个人数字助理(PDA，Personal Digital Assistant)、数字相机、计算机屏幕或笔记本电脑屏幕所广泛应用具有高分辨率彩色屏幕的显示器。目前普遍采用的液晶显示器，通常有上下衬底和中间液晶层组成，衬底有玻璃和电极等组成。如果上下衬底都有电极，可以形成纵向电场模式的显示器，如TN(Twist Nematic，扭转向列型)模式，VA(Vertical Alignment，垂直取向型)模式，以及为了解决视角过窄开发的MVA(Multi-domain Vertical Alignment，多畴垂直取向)模式。另外一类与上述显示器不同，电极只位于衬底的一侧，形成横向电场模式的显示器，如IPS(In-plane switching，面内转换)模式、FFS(Fringe Field Switching，广视角技术)模式等。
图1和图2所示分别为目前液晶显示器常用的两种驱动架构，图1所示为液晶显示器中常规驱动架构的示意图，图2所示为液晶显示器中三栅极驱动(Tri-Gate，每一像素单元有三条栅极线驱动，每一像素单元包含三行子像素)架构示意图。图3和图4分别对应常规驱动架构的电路图和三栅极驱动架构的电路图。在三栅极驱动架构中，数据线的数量降为常规驱动架构中数据线数量的1/3，扫描线(也称为栅极线)数量增加为常规驱动架构中扫描线数量的3倍，所以三栅极驱动架构的承载数据线的COF(覆晶薄膜)降为常规驱动架构的1/3，每个扫描信号脉冲的宽度和充电时间也降为常规驱动架构的1/3。
目前液晶显示器面板逐渐趋向于采用GOA(Gate Driver on Array，阵列基板行驱动)技术，其运用平板显示面板的原有制程，将面板水平扫描线的驱动电路制作在显示区周围的基板上，但是GOA技术受制程和外部驱动限制，不同级扫描线的驱动能力存在差异，这种差异会造成液晶显示器出现图5所示的水平横纹，这一缺点在大尺寸高分辨率三栅极驱动的显示器中尤为显著。
发明内容
为解决上述技术问题，本发明提供一种液晶显示器，可以消除液晶显示器的水平横纹，提高显示品质。
本发明提供的一种液晶显示器，包括：多条数据线和多条扫描线，所述多条数据线和所述多条扫描线交叉形成多个像素区域，每一像素区域由相邻的两条数据线和相邻的两条扫描线围成；
每一像素区域中均设有一个开关薄膜晶体管和一个子像素，所述开关薄膜晶体管的栅极和漏极分别与所述扫描线和所述数据线连接，所述开关薄膜晶体管的源极与所述子像素连接；
每一行像素区域中所有的开关薄膜晶体管均包含多个第一开关薄膜晶体管和多个第二开关薄膜晶体管，每一行像素区域中的所述第一开关薄膜晶体管均与作为该行像素区域边界的第一条扫描线连接，每一行像素区域中的所述第二开关薄膜晶体管均与作为该行像素区域边界的第二条扫描线连接，且所述多个第一开关薄膜晶体管与所述多个第二开关薄膜晶体管相互间隔排布。
优选地，每一行像素区域或者每一列像素区域中的子像素均为同种颜色的子像素，且每一行像素区域或者每一列像素区域中的子像素为红色子像素、绿色子像素以及蓝色子像素中的一种；其中，每一行像素区域为相邻两条扫描线之间的像素区域，每一列像素区域为相邻两条数据线之间的像素区域。
优选地，相邻三行像素区域或者相邻三列像素区域中包含有红色子像素、绿色子像素和蓝色子像素。
优选地，当每一行像素区域中的子像素均为同种颜色的子像素时，同一行像素区域中任意相邻的两个开关薄膜晶体管中包含一个所述第一开关薄膜晶体管和一个所述第二开关薄膜晶体管。
优选地，当每一行像素区域中的子像素均为同种颜色的子像素时，任意相邻三行像素区域中均包含红色子像素、绿色子像素和蓝色子像素。
优选地，当每一列像素区域中的子像素均为同种颜色的子像素时，每一行像素区域中均包含多组第一开关薄膜晶体管组以及多组第二开关薄膜晶体管组；
所述第一开关薄膜晶体管组包含相邻的三个所述第一开关薄膜晶体管，所述第二开关薄膜晶体管组包含相邻的三个所述第二开关薄膜晶体管；
所述多个第一开关薄膜晶体管组与所述多个第二开关薄膜晶体管组相互间隔排布。
优选地，当每一列像素区域中的子像素均为同种颜色的子像素时，任意相邻三列像素区域均包含红色子像素、绿色子像素和蓝色子像素。
优选地，所述子像素为一个液晶电容。
优选地，所述多条数据线均用于接入波形相同的数据信号，或者所述多条数据线中有一部分数据线用于接入波形相同的数据信号，另一部分数据线则用于接入波形相反的数据信号。
本发明还提供一种液晶显示器，包括：多条数据线和多条扫描线，所述多条数据线和所述多条扫描线交叉形成多个像素区域，每一像素区域由相邻的两条数据线和相邻的两条扫描线围成；
每一像素区域中均设有一个开关薄膜晶体管和一个子像素，所述开关薄膜晶体管的栅极和漏极分别与所述扫描线和所述数据线连接，所述开关薄膜晶体管的源极与所述子像素连接；所述子像素为一个液晶电容；
每一行像素区域中所有的开关薄膜晶体管均包含多个第一开关薄膜晶体管和多个第二开关薄膜晶体管，每一行像素区域中的所述第一开关薄膜晶体管均与作为该行像素区域边界的第一条扫描线连接，每一行像素区域中的所述第二开关薄膜晶体管均与作为该行像素区域边界的第二条扫描线连接，且所述多个第一开关薄膜晶体管与所述多个第二开关薄膜晶体管相互间隔 排布；
每一行像素区域或者每一列像素区域中的子像素均为同种颜色的子像素，且每一行像素区域或者每一列像素区域中的子像素为红色子像素、绿色子像素以及蓝色子像素中的一种；其中，每一行像素区域为相邻两条扫描线之间的像素区域，每一列像素区域为相邻两条数据线之间的像素区域。
优选地，相邻三行像素区域或者相邻三列像素区域中包含有红色子像素、绿色子像素和蓝色子像素。
优选地，当每一行像素区域中的子像素均为同种颜色的子像素时，同一行像素区域中任意相邻的两个开关薄膜晶体管中包含一个所述第一开关薄膜晶体管和一个所述第二开关薄膜晶体管。
优选地，当每一行像素区域中的子像素均为同种颜色的子像素时，任意相邻三行像素区域中均包含红色子像素、绿色子像素和蓝色子像素。
优选地，当每一列像素区域中的子像素均为同种颜色的子像素时，每一行像素区域中均包含多组第一开关薄膜晶体管组以及多组第二开关薄膜晶体管组；
所述第一开关薄膜晶体管组包含相邻的三个所述第一开关薄膜晶体管，所述第二开关薄膜晶体管组包含相邻的三个所述第二开关薄膜晶体管；
所述多个第一开关薄膜晶体管组与所述多个第二开关薄膜晶体管组相互间隔排布。
优选地，当每一列像素区域中的子像素均为同种颜色的子像素时，任意相邻三列像素区域均包含红色子像素、绿色子像素和蓝色子像素。
优选地，所述多条数据线均用于接入波形相同的数据信号，或者所述多条数据线中有一部分数据线用于接入波形相同的数据信号，另一部分数据线则用于接入波形相反的数据信号。
本发明还提供一种液晶显示器，包括：多条数据线和多条扫描线，所述多条数据线和所述多条扫描线交叉形成多个像素区域，每一像素区域由相邻的两条数据线和相邻的两条扫描线围成；
每一像素区域中均设有一个开关薄膜晶体管和一个子像素，所述开关薄膜晶体管的栅极和漏极分别与所述扫描线和所述数据线连接，所述开关薄膜 晶体管的源极与所述子像素连接；
每一行像素区域中所有的开关薄膜晶体管均包含多个第一开关薄膜晶体管和多个第二开关薄膜晶体管，每一行像素区域中的所述第一开关薄膜晶体管均与作为该行像素区域边界的第一条扫描线连接，每一行像素区域中的所述第二开关薄膜晶体管均与作为该行像素区域边界的第二条扫描线连接，且所述多个第一开关薄膜晶体管与所述多个第二开关薄膜晶体管相互间隔排布；
每一行像素区域或者每一列像素区域中的子像素均为同种颜色的子像素，且每一行像素区域或者每一列像素区域中的子像素为红色子像素、绿色子像素以及蓝色子像素中的一种；其中，每一行像素区域为相邻两条扫描线之间的像素区域，每一列像素区域为相邻两条数据线之间的像素区域；
相邻三行像素区域或者相邻三列像素区域中包含有红色子像素、绿色子像素和蓝色子像素；
当每一行像素区域中的子像素均为同种颜色的子像素时，同一行像素区域中任意相邻的两个开关薄膜晶体管中包含一个所述第一开关薄膜晶体管和一个所述第二开关薄膜晶体管。
优选地，当每一行像素区域中的子像素均为同种颜色的子像素时，任意相邻三行像素区域中均包含红色子像素、绿色子像素和蓝色子像素。
优选地，当每一列像素区域中的子像素均为同种颜色的子像素时，每一行像素区域中均包含多组第一开关薄膜晶体管组以及多组第二开关薄膜晶体管组；
所述第一开关薄膜晶体管组包含相邻的三个所述第一开关薄膜晶体管，所述第二开关薄膜晶体管组包含相邻的三个所述第二开关薄膜晶体管；
所述多个第一开关薄膜晶体管组与所述多个第二开关薄膜晶体管组相互间隔排布；
当每一列像素区域中的子像素均为同种颜色的子像素时，任意相邻三列像素区域均包含红色子像素、绿色子像素和蓝色子像素。
优选地，所述子像素为一个液晶电容；
所述多条数据线均用于接入波形相同的数据信号，或者所述多条数据线 中有一部分数据线用于接入波形相同的数据信号，另一部分数据线则用于接入波形相反的数据信号。
实施本发明，具有如下有益效果：本发明提供的液晶显示器中，每一行像素区域中的开关薄膜晶体管均由该行像素区域边界的两条扫描线共同驱动。其中，在同一行像素区域中且连接在同一条扫描线的多个第一开关薄膜晶体管，与在同一行像素区域中且连接在另外的同一条扫描线多个第二开关薄膜晶体管之间相互间隔排布，通过这种排布可以消除或者减轻相邻两条扫描线之间驱动能力的差异，进而消除液晶显示器的水平横纹，提高显示品质。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案，下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1是本发明提供的当前液晶显示器使用的常规驱动架构。
图2是本发明提供的当前液晶显示器使用的三栅极驱动架构。
图3是本发明提供的当前液晶显示器使用的常规驱动架构的电路图。
图4是本发明提供的当前液晶显示器使用的三栅极驱动架构的电路图。
图5是本发明提供的液晶显示器上出现水平横纹的示意图。
图6是本发明提供的液晶显示器的驱动架构的第一实施例的电路图。
图7是本发明提供的液晶显示器的驱动架构的第二实施例的电路图。
图8是本发明提供的液晶显示器的驱动时序图。
具体实施方式
本发明提供一种液晶显示器，该液晶显示器包括如图6或图7所示的：多条数据线D1、D2、……、D6，以及多条扫描线G1、G2、……、G7，多条数据线和多条扫描线交叉形成多个像素区域，每一像素区域由相邻的两条数据线和相邻的两条扫描线围成。例如，相邻的两条扫描线G1、G2与相邻两条数据线D1、D2之间围成的区域就是一个像素区域。
每一像素区域中均设有一个开关薄膜晶体管和一个子像素，开关薄膜晶体管的栅极和漏极分别与扫描线和数据线连接，开关薄膜晶体管的源极与子 像素连接。这里，子像素为一个液晶电容C1，子像素可以是红色子像素、绿色子像素以及蓝色子像素中的一个。液晶电容C1包含相对排布的像素电极和公共电极，像素电极与开关薄膜晶体管连接，公共电极连接彩膜基板公共电极线CFcom。
每一行像素区域中所有的开关薄膜晶体管均包含多个第一开关薄膜晶体管T1和多个第二开关薄膜晶体管T2，每一行像素区域中的第一开关薄膜晶体管T1均与作为该行像素区域边界的第一条扫描线连接，每一行像素区域中的第二开关薄膜晶体管T2均与作为该行像素区域边界的第二条扫描线连接，且多个第一开关薄膜晶体管T1与多个第二开关薄膜晶体管T2相互间隔排布。
例如，在图6和图7中，第一行像素区域中的第一开关薄膜晶体管T1与作为该行像素区域上边界的扫描线G1连接，即扫描线G1作为第一行像素区域边界的第一条扫描线，第一行像素区域中的第二开关薄膜晶体管T2与作为该行像素区域下边界的扫描线G2连接，即扫描线G2作为第一行像素区域边界的第二条扫描线。
优选地，第一开关薄膜晶体管T1和第二开关薄膜晶体管T2可以均是P型薄膜晶体管。
进一步地，每一行像素区域或者每一列像素区域中的子像素均为同种颜色的子像素，且每一行像素区域或者每一列像素区域中的子像素为红色子像素、绿色子像素以及蓝色子像素中的一种；其中，每一行像素区域为相邻两条扫描线之间的像素区域，每一列像素区域为相邻两条数据线之间的像素区域。
进一步地，相邻三行像素区域或者相邻三列像素区域中包含有红色子像素、绿色子像素和蓝色子像素。
进一步地，当每一行像素区域中的子像素均为同种颜色的子像素时，同一行像素区域中任意相邻的两个开关薄膜晶体管中包含一个第一开关薄膜晶体管T1和一个第二开关薄膜晶体管T2。
进一步地，当每一行像素区域中的子像素均为同种颜色的子像素时，任意相邻三行像素区域中均包含红色子像素、绿色子像素和蓝色子像素。
进一步地，当每一列像素区域中的子像素均为同种颜色的子像素时，每一行像素区域中均包含多组第一开关薄膜晶体管组以及多组第二开关薄膜晶体管组。
第一开关薄膜晶体管组包含相邻的三个第一开关薄膜晶体管T1，第二开关薄膜晶体管组包含相邻的三个第二开关薄膜晶体管T2。
多个第一开关薄膜晶体管组与多个第二开关薄膜晶体管组之间相互间隔排布。
进一步地，当每一列像素区域中的子像素均为同种颜色的子像素时，任意相邻三列像素区域均包含红色子像素、绿色子像素和蓝色子像素。
如图6所示，在第一实施例中，每一列像素区域中的子像素均为同种颜色的子像素。其中，前三列分别为红色子像素列、绿色子像素列、蓝色子像素列，这相邻的三列子像素可以构成一列像素单元。在第一列像素单元之后，又并排红色子像素列、绿色子像素列、蓝色子像素列，构成第二列像素单元。这样，图6所示的驱动架构可以看成是多列并排的像素单元，每三条数据线驱动一个像素单元。
每一列像素区域为相邻两条数据线之间的像素区域，例如，第一列像素区域为数据线D1与D2之间的像素区域，第二列像素区域为数据线D2与D3之间的像素区域。
从图6中还可以看出，每一行像素区域均包含多个第一开关薄膜晶体管T1和多个第二开关薄膜晶体管T2。相邻三个第一开关薄膜晶体管T1构成第一开关薄膜晶体管组，相邻三个第二开关薄膜晶体管T2构成第二开关薄膜晶体管组，则多个第一开关薄膜晶体管组和多个第二开关薄膜晶体管组相互间隔排布。
在第二实施例中，如图7所示，每一行像素区域中的子像素均为同种颜色的子像素。其中，前三行分别为红色子像素行、绿色子像素行、蓝色子像素行，每相邻的三行子像素可以构成一行像素单元。在第一行像素单元之后，又并排红色子像素行、绿色子像素行、蓝色子像素行，构成第二行像素单元。这样，图7所示的驱动架构可以看成是多行并排的像素单元，每三条扫描线驱动一个像素单元。
每一行像素区域为相邻行扫描线之间的像素区域，例如，第一行像素区域为扫描线G1与G2之间的像素区域，第二行像素区域为扫描线G2与G3之间的像素区域。
图7所示的每一行像素区域中，且在相邻的第一列像素区域和第二列像素区域中，第一列像素区域中的开关薄膜晶体管为第一开关薄膜晶体管T1，第二列像素区域中的开关薄膜晶体管为第二开关薄膜晶体管T2。同样，第三列像素区域中的开关薄膜晶体管为第一开关薄膜晶体管T1，第四列像素区域中的开关薄膜晶体管为第二开关薄膜晶体管T2。
图6和图7所示的两个实施例中，每一行像素区域均由相邻两行的扫描线共同驱动，由两条扫描线分别驱动的第一开关薄膜晶体管T1和第二开关薄膜晶体管T2均匀间隔排布，即使相邻两条扫描线之间的驱动能力有差异，但是因为每一行像素区域的第一开关薄膜晶体管T1和第二开关薄膜晶体管T2分别由相邻的两条扫描线来驱动，可以消除或减轻相邻两条扫描线之间驱动能力的差异，使得液晶显示器不会表现出水平横纹，尤其是目前解析度很高的液晶显示器，单个像素区域之间的细微差异，人眼已经很难分辨。
图6中所示的驱动架构，每一像素单元均包括红色子像素、绿色子像素、蓝色子像素由，每一行像素区域中，相邻的像素单元分别由上下两条不同的扫描线来驱动，在纯灰阶显示情形下，液晶显示器亦不会出现水平恒温，且相邻两行像素之间不会出现色偏。
进一步地，如图8所示，多条数据线均用于接入波形相同的数据信号，或者多条数据线中有一部分数据线用于接入波形相同的数据信号，另一部分数据线则用于接入波形相反的数据信号。
综上所述，本发明提供的液晶显示器中，每一行像素区域中的开关薄膜晶体管均由该行像素区域边界的两条扫描线共同驱动。其中，在同一行像素区域中且连接在同一条扫描线的多个第一开关薄膜晶体管T1，与在同一行像素区域中且连接在另外的同一条扫描线多个第二开关薄膜晶体管T2之间相互间隔排布，通过这种排布可以消除或者减轻相邻两条扫描线之间驱动能力的差异，进而消除液晶显示器的水平横纹，提高显示品质。
以上内容是结合具体的优选实施方式对本发明所作的进一步详细说明， 不能认定本发明的具体实施只局限于这些说明。对于本发明所属技术领域的普通技术人员来说，在不脱离本发明构思的前提下，还可以做出若干简单推演或替换，都应当视为属于本发明的保护范围。

Claims (20)

  1. 一种液晶显示器，其中，包括：多条数据线和多条扫描线，所述多条数据线和所述多条扫描线交叉形成多个像素区域，每一像素区域由相邻的两条数据线和相邻的两条扫描线围成；
    每一像素区域中均设有一个开关薄膜晶体管和一个子像素，所述开关薄膜晶体管的栅极和漏极分别与所述扫描线和所述数据线连接，所述开关薄膜晶体管的源极与所述子像素连接；
    每一行像素区域中所有的开关薄膜晶体管均包含多个第一开关薄膜晶体管和多个第二开关薄膜晶体管，每一行像素区域中的所述第一开关薄膜晶体管均与作为该行像素区域边界的第一条扫描线连接，每一行像素区域中的所述第二开关薄膜晶体管均与作为该行像素区域边界的第二条扫描线连接，且所述多个第一开关薄膜晶体管与所述多个第二开关薄膜晶体管相互间隔排布。
  2. 根据权利要求1所述的液晶显示器，其中，每一行像素区域或者每一列像素区域中的子像素均为同种颜色的子像素，且每一行像素区域或者每一列像素区域中的子像素为红色子像素、绿色子像素以及蓝色子像素中的一种；其中，每一行像素区域为相邻两条扫描线之间的像素区域，每一列像素区域为相邻两条数据线之间的像素区域。
  3. 根据权利要求2所述的液晶显示器，其中，相邻三行像素区域或者相邻三列像素区域中包含有红色子像素、绿色子像素和蓝色子像素。
  4. 根据权利要求2所述的液晶显示器，其中，当每一行像素区域中的子像素均为同种颜色的子像素时，同一行像素区域中任意相邻的两个开关薄膜晶体管中包含一个所述第一开关薄膜晶体管和一个所述第二开关薄膜晶体管。
  5. 根据权利要求4所述的液晶显示器，其中，当每一行像素区域中的子像素均为同种颜色的子像素时，任意相邻三行像素区域中均包含红色子像素、绿色子像素和蓝色子像素。
  6. 根据权利要求2所述的液晶显示器，其中，当每一列像素区域中的 子像素均为同种颜色的子像素时，每一行像素区域中均包含多组第一开关薄膜晶体管组以及多组第二开关薄膜晶体管组；
    所述第一开关薄膜晶体管组包含相邻的三个所述第一开关薄膜晶体管，所述第二开关薄膜晶体管组包含相邻的三个所述第二开关薄膜晶体管；
    所述多个第一开关薄膜晶体管组与所述多个第二开关薄膜晶体管组相互间隔排布。
  7. 根据权利要求6所述的液晶显示器，其中，当每一列像素区域中的子像素均为同种颜色的子像素时，任意相邻三列像素区域均包含红色子像素、绿色子像素和蓝色子像素。
  8. 根据权利要求1所述的液晶显示器，其中，所述子像素为一个液晶电容。
  9. 根据权利要求1所述的液晶显示器，其中，所述多条数据线均用于接入波形相同的数据信号，或者所述多条数据线中有一部分数据线用于接入波形相同的数据信号，另一部分数据线则用于接入波形相反的数据信号。
  10. 一种液晶显示器，其中，包括：多条数据线和多条扫描线，所述多条数据线和所述多条扫描线交叉形成多个像素区域，每一像素区域由相邻的两条数据线和相邻的两条扫描线围成；
    每一像素区域中均设有一个开关薄膜晶体管和一个子像素，所述开关薄膜晶体管的栅极和漏极分别与所述扫描线和所述数据线连接，所述开关薄膜晶体管的源极与所述子像素连接；所述子像素为一个液晶电容；
    每一行像素区域中所有的开关薄膜晶体管均包含多个第一开关薄膜晶体管和多个第二开关薄膜晶体管，每一行像素区域中的所述第一开关薄膜晶体管均与作为该行像素区域边界的第一条扫描线连接，每一行像素区域中的所述第二开关薄膜晶体管均与作为该行像素区域边界的第二条扫描线连接，且所述多个第一开关薄膜晶体管与所述多个第二开关薄膜晶体管相互间隔排布；
    每一行像素区域或者每一列像素区域中的子像素均为同种颜色的子像素，且每一行像素区域或者每一列像素区域中的子像素为红色子像素、绿色子像素以及蓝色子像素中的一种；其中，每一行像素区域为相邻两条扫描线 之间的像素区域，每一列像素区域为相邻两条数据线之间的像素区域。
  11. 根据权利要求10所述的液晶显示器，其中，相邻三行像素区域或者相邻三列像素区域中包含有红色子像素、绿色子像素和蓝色子像素。
  12. 根据权利要求10所述的液晶显示器，其中，当每一行像素区域中的子像素均为同种颜色的子像素时，同一行像素区域中任意相邻的两个开关薄膜晶体管中包含一个所述第一开关薄膜晶体管和一个所述第二开关薄膜晶体管。
  13. 根据权利要求12所述的液晶显示器，其中，当每一行像素区域中的子像素均为同种颜色的子像素时，任意相邻三行像素区域中均包含红色子像素、绿色子像素和蓝色子像素。
  14. 根据权利要求10所述的液晶显示器，其中，当每一列像素区域中的子像素均为同种颜色的子像素时，每一行像素区域中均包含多组第一开关薄膜晶体管组以及多组第二开关薄膜晶体管组；
    所述第一开关薄膜晶体管组包含相邻的三个所述第一开关薄膜晶体管，所述第二开关薄膜晶体管组包含相邻的三个所述第二开关薄膜晶体管；
    所述多个第一开关薄膜晶体管组与所述多个第二开关薄膜晶体管组相互间隔排布。
  15. 根据权利要求14所述的液晶显示器，其中，当每一列像素区域中的子像素均为同种颜色的子像素时，任意相邻三列像素区域均包含红色子像素、绿色子像素和蓝色子像素。
  16. 根据权利要求10所述的液晶显示器，其中，所述多条数据线均用于接入波形相同的数据信号，或者所述多条数据线中有一部分数据线用于接入波形相同的数据信号，另一部分数据线则用于接入波形相反的数据信号。
  17. 一种液晶显示器，其中，包括：多条数据线和多条扫描线，所述多条数据线和所述多条扫描线交叉形成多个像素区域，每一像素区域由相邻的两条数据线和相邻的两条扫描线围成；
    每一像素区域中均设有一个开关薄膜晶体管和一个子像素，所述开关薄膜晶体管的栅极和漏极分别与所述扫描线和所述数据线连接，所述开关薄膜晶体管的源极与所述子像素连接；
    每一行像素区域中所有的开关薄膜晶体管均包含多个第一开关薄膜晶体管和多个第二开关薄膜晶体管，每一行像素区域中的所述第一开关薄膜晶体管均与作为该行像素区域边界的第一条扫描线连接，每一行像素区域中的所述第二开关薄膜晶体管均与作为该行像素区域边界的第二条扫描线连接，且所述多个第一开关薄膜晶体管与所述多个第二开关薄膜晶体管相互间隔排布；
    每一行像素区域或者每一列像素区域中的子像素均为同种颜色的子像素，且每一行像素区域或者每一列像素区域中的子像素为红色子像素、绿色子像素以及蓝色子像素中的一种；其中，每一行像素区域为相邻两条扫描线之间的像素区域，每一列像素区域为相邻两条数据线之间的像素区域；
    相邻三行像素区域或者相邻三列像素区域中包含有红色子像素、绿色子像素和蓝色子像素；
    当每一行像素区域中的子像素均为同种颜色的子像素时，同一行像素区域中任意相邻的两个开关薄膜晶体管中包含一个所述第一开关薄膜晶体管和一个所述第二开关薄膜晶体管。
  18. 根据权利要求17所述的液晶显示器，其中，当每一行像素区域中的子像素均为同种颜色的子像素时，任意相邻三行像素区域中均包含红色子像素、绿色子像素和蓝色子像素。
  19. 根据权利要求17所述的液晶显示器，其中，当每一列像素区域中的子像素均为同种颜色的子像素时，每一行像素区域中均包含多组第一开关薄膜晶体管组以及多组第二开关薄膜晶体管组；
    所述第一开关薄膜晶体管组包含相邻的三个所述第一开关薄膜晶体管，所述第二开关薄膜晶体管组包含相邻的三个所述第二开关薄膜晶体管；
    所述多个第一开关薄膜晶体管组与所述多个第二开关薄膜晶体管组相互间隔排布；
    当每一列像素区域中的子像素均为同种颜色的子像素时，任意相邻三列像素区域均包含红色子像素、绿色子像素和蓝色子像素。
  20. 根据权利要求17所述的液晶显示器，其中，所述子像素为一个液晶电容；
    所述多条数据线均用于接入波形相同的数据信号，或者所述多条数据线中有一部分数据线用于接入波形相同的数据信号，另一部分数据线则用于接入波形相反的数据信号。
PCT/CN2018/092353 2018-04-02 2018-06-22 一种液晶显示器 Ceased WO2019192082A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/112,293 US20190304383A1 (en) 2018-04-02 2018-08-24 Liquid crystal display

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201810284742.X 2018-04-02
CN201810284742.XA CN108459446A (zh) 2018-04-02 2018-04-02 一种液晶显示器

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/112,293 Continuation US20190304383A1 (en) 2018-04-02 2018-08-24 Liquid crystal display

Publications (1)

Publication Number Publication Date
WO2019192082A1 true WO2019192082A1 (zh) 2019-10-10

Family

ID=63237003

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/092353 Ceased WO2019192082A1 (zh) 2018-04-02 2018-06-22 一种液晶显示器

Country Status (2)

Country Link
CN (1) CN108459446A (zh)
WO (1) WO2019192082A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109346482B (zh) * 2018-09-30 2024-01-05 武汉华星光电技术有限公司 薄膜晶体管阵列基板及其制造方法、显示面板
CN111367126B (zh) * 2020-03-19 2023-12-01 Tcl华星光电技术有限公司 一种阵列基板及显示面板
CN111812901B (zh) * 2020-07-08 2023-03-31 深圳市华星光电半导体显示技术有限公司 阵列基板及显示面板
CN114509900B (zh) * 2022-04-20 2022-07-08 惠科股份有限公司 显示面板、显示模组与显示装置

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101359109A (zh) * 2007-07-31 2009-02-04 奇美电子股份有限公司 像素、显示面板及其驱动方法
CN101382681A (zh) * 2008-10-30 2009-03-11 友达光电股份有限公司 液晶显示器及其液晶显示面板
CN101419372A (zh) * 2008-12-01 2009-04-29 友达光电股份有限公司 液晶显示器及其液晶显示面板
US20100109994A1 (en) * 2008-10-30 2010-05-06 Jaekyun Lee Liquid crystal display
CN102236225A (zh) * 2010-04-28 2011-11-09 瀚宇彩晶股份有限公司 液晶显示器及其像素配置方法
CN102592537A (zh) * 2011-12-16 2012-07-18 友达光电股份有限公司 像素电路的驱动方法
CN103293809A (zh) * 2013-05-28 2013-09-11 深圳市华星光电技术有限公司 抗色偏显示面板
CN103901685A (zh) * 2012-12-31 2014-07-02 厦门天马微电子有限公司 一种液晶显示器

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101359109A (zh) * 2007-07-31 2009-02-04 奇美电子股份有限公司 像素、显示面板及其驱动方法
CN101382681A (zh) * 2008-10-30 2009-03-11 友达光电股份有限公司 液晶显示器及其液晶显示面板
US20100109994A1 (en) * 2008-10-30 2010-05-06 Jaekyun Lee Liquid crystal display
CN101419372A (zh) * 2008-12-01 2009-04-29 友达光电股份有限公司 液晶显示器及其液晶显示面板
CN102236225A (zh) * 2010-04-28 2011-11-09 瀚宇彩晶股份有限公司 液晶显示器及其像素配置方法
CN102592537A (zh) * 2011-12-16 2012-07-18 友达光电股份有限公司 像素电路的驱动方法
CN103901685A (zh) * 2012-12-31 2014-07-02 厦门天马微电子有限公司 一种液晶显示器
CN103293809A (zh) * 2013-05-28 2013-09-11 深圳市华星光电技术有限公司 抗色偏显示面板

Also Published As

Publication number Publication date
CN108459446A (zh) 2018-08-28

Similar Documents

Publication Publication Date Title
US10338445B2 (en) Pixel driving structure and liquid crystal display panel
US10802351B2 (en) Array substrate, driving method thereof, and display panel
RU2681670C1 (ru) Подложка матрицы и жидкокристаллическое дисплейное устройство
US9646553B2 (en) Display device
CN101937155A (zh) 液晶显示面板及液晶显示器
WO2017088268A1 (zh) 具有数据线共享架构的阵列基板
WO2019192083A1 (zh) 一种垂直取向型液晶显示器
WO2017063239A1 (zh) 阵列基板、液晶显示面板及驱动方法
WO2017088264A1 (zh) 具有低切换频率的数据线驱动极性的阵列基板
CN100592184C (zh) 一种液晶显示装置及其像素阵列基板
CN103278985A (zh) 像素单元及像素阵列
WO2019192082A1 (zh) 一种液晶显示器
US20070097052A1 (en) Liquid crystal display device
JP2004145346A (ja) 液晶表示装置及びその製造方法
EP3816719A1 (en) Array substrate and display panel
US10591792B2 (en) Liquid crystal display panel and device
JP2020522761A (ja) 液晶表示パネル及び装置
US10657911B2 (en) Vertical alignment liquid crystal display
US9558697B2 (en) Display device driving sub-pixels of a plurality of colors
WO2020098600A1 (zh) 显示基板、显示面板及其驱动方法
CN110531558A (zh) 阵列基板、液晶显示面板及显示装置
CN114660867A (zh) 显示面板和显示装置
CN108761936B (zh) 一种垂直取向型液晶显示器
CN110531557A (zh) 阵列基板、液晶显示面板及显示装置
US20190304383A1 (en) Liquid crystal display

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18913455

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18913455

Country of ref document: EP

Kind code of ref document: A1