WO2019191895A1 - Boucle à verrouillage de phase et dispositif terminal - Google Patents

Boucle à verrouillage de phase et dispositif terminal Download PDF

Info

Publication number
WO2019191895A1
WO2019191895A1 PCT/CN2018/081728 CN2018081728W WO2019191895A1 WO 2019191895 A1 WO2019191895 A1 WO 2019191895A1 CN 2018081728 W CN2018081728 W CN 2018081728W WO 2019191895 A1 WO2019191895 A1 WO 2019191895A1
Authority
WO
WIPO (PCT)
Prior art keywords
mos transistor
pass filter
charge pump
discharge
low pass
Prior art date
Application number
PCT/CN2018/081728
Other languages
English (en)
Chinese (zh)
Inventor
易律凡
Original Assignee
深圳市汇顶科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市汇顶科技股份有限公司 filed Critical 深圳市汇顶科技股份有限公司
Priority to PCT/CN2018/081728 priority Critical patent/WO2019191895A1/fr
Priority to CN201880000425.9A priority patent/CN110612666B/zh
Publication of WO2019191895A1 publication Critical patent/WO2019191895A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks

Definitions

  • Embodiments of the present application relate to the field of electronic technologies, and more particularly, to a phase locked loop and a terminal device.
  • PLL Phase Locked Loop
  • CHP charge pump
  • the phase locked loop generally includes a first frequency divider 100, a Frequency Phase Detector (PFD) 200, a charge pump (CHP) 300, and a low pass filter (Low-pass filter).
  • LPF Frequency Phase Detector
  • CHP charge pump
  • LPF Low pass filter
  • VCO Voltage Controlled Oscillator
  • the second frequency divider 700 constitutes a frequency phase feedback path.
  • the working principle of the phase locked loop is that the PFD 200 detects the phase difference between the output signal of the first frequency divider 100 and the output signal of the VCO 400, and converts the detected phase difference signal into a voltage signal output through the PFD 200, via the LPF.
  • the control voltage of the VCO 400 is formed, the frequency of the VCO 400 output signal is controlled, and the frequency and phase of the VCO 400 output signal are fed back to the PFD 200 through the feedback path.
  • the range of the control voltage is affected by the power supply voltage of the charge pump.
  • the range of the control voltage is relatively wide, which is less affected by the power supply voltage, but with the charge
  • the power supply voltage of the pump is lowered, when the power supply voltage of the charge pump is too low, the range of the control voltage is compressed to be small.
  • a phase locked loop and terminal device are provided that are capable of extending the range of control voltages of the phase locked loop.
  • a phase locked loop comprising:
  • Phase detector charge pump, low pass filter and voltage controlled oscillator
  • the phase detector is connected to the low pass filter by the charge pump, and the low pass filter is connected to the voltage controlled oscillator;
  • the charge pump includes a plurality of charging circuits and/or a plurality of discharging circuits
  • the charge pump is configured to turn on one of the plurality of charging circuits according to a first control signal output by the phase detector and a control voltage output by the low pass filter, and pass the one
  • the charging circuit charges the low pass filter, or the charge pump is configured to turn on one of the plurality of discharge circuits according to the first control signal and the control voltage, and pass
  • the one discharge circuit discharges the low pass filter such that at the same control voltage, a charging current when the low pass filter is charged by the one charging circuit, and a discharge through the one discharge
  • the absolute value of the difference between the discharge currents when the circuit discharges the low pass filter is less than a predetermined threshold.
  • the charge pump can turn on one of the plurality of charging circuits based on the control voltage, or turn on one of the plurality of discharging circuits, so that the charging circuit is passed through the same charging voltage And charging and discharging the low-pass filter with the one discharge circuit, the absolute value of the difference between the charging current and the discharging current is less than a preset threshold.
  • the plurality of charging circuits include a first charging circuit
  • the plurality of discharging circuits include a first discharging circuit
  • the absolute value of the difference between the discharge currents when the low-pass filter performs discharge is less than or equal to the preset threshold
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is greater than a first threshold and less than a second threshold, the charge pump turns on the first charging circuit
  • the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is greater than a first threshold and less than a second threshold, the charge pump turns on the first discharge Circuit.
  • the multiple charging circuits further include a second charging circuit
  • a charging current when the low pass filter is charged by the second charging circuit is greater than that of the first charging circuit a charging current when the low pass filter is being charged;
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is greater than or equal to the second threshold, the charge pump turns on the second charging circuit.
  • the multiple charging circuits further include a third charging circuit
  • a charging current when the low-pass filter is charged by the third charging circuit is smaller than that of the first charging circuit a charging current when the low pass filter is being charged;
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is less than or equal to the first threshold, the charge pump turns on the third charging circuit.
  • the first charging circuit includes:
  • a first metal oxide semiconductor MOS transistor a first current mirror, a first switch, and a second switch
  • the first current mirror includes a second MOS transistor and a third MOS transistor
  • a source of the first MOS transistor is configured to receive an operating voltage
  • a gate of the first MOS transistor is configured to receive the first control signal
  • a drain of the first MOS transistor is connected through the first switch To the source of the third MOS transistor
  • a drain of the third MOS transistor is connected to the low pass filter
  • a gate of the third MOS transistor is connected to a gate of the second MOS transistor through the second switch, and a source of the second MOS transistor is connected to a first current source;
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is greater than the first threshold and less than the second threshold, the charge pump conducts the a first switch and the second switch.
  • the second charging circuit includes:
  • the first MOS transistor, the second current mirror, the third switch, and the fourth switch are The first MOS transistor, the second current mirror, the third switch, and the fourth switch;
  • the second current mirror includes the second MOS transistor and the fourth MOS transistor;
  • a source of the first MOS transistor is configured to receive the operating voltage
  • a gate of the first MOS transistor is configured to receive the first control signal
  • a drain of the first MOS transistor passes the third a switch connected to a source of the fourth MOS transistor
  • a drain of the fourth MOS transistor is connected to the low pass filter
  • a gate of the fourth MOS transistor is connected to a gate of the second MOS transistor through the fourth switch, and a source of the second MOS transistor is connected to the first current source;
  • the ratio of the channel length L of the fourth MOS transistor to the channel width W of the fourth MOS transistor is greater than the ratio of the L of the third MOS transistor to the W of the third MOS transistor;
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is greater than or equal to the second threshold, the charge pump turns on the third switch and the first Four switches.
  • the fourth MOS transistor is a multi-stage cascaded MOS transistor.
  • the third charging circuit includes:
  • the first MOS transistor, the third current mirror, the fifth switch, and the sixth switch are The first MOS transistor, the third current mirror, the fifth switch, and the sixth switch;
  • the third current mirror includes the second MOS transistor and the fifth MOS transistor
  • a source of the first MOS transistor is configured to receive the operating voltage
  • a gate of the first MOS transistor is configured to receive the first control signal
  • a drain of the first MOS transistor passes the fifth a switch connected to a source of the fifth MOS transistor
  • a drain of the fifth MOS transistor is connected to the low pass filter
  • a gate of the fifth MOS transistor is connected to a gate of the second MOS transistor through the sixth switch, and a source of the second MOS transistor is connected to the first current source;
  • the ratio of the channel length L of the fifth MOS transistor to the channel width W of the fifth MOS transistor is smaller than the ratio of the L of the third MOS transistor to the W of the third MOS transistor;
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is less than or equal to the first threshold, the charge pump turns on the fifth switch and the first Six switches.
  • the plurality of discharge circuits further includes a second discharge circuit
  • a discharge current when the low-pass filter is discharged by the second discharge circuit is smaller than that of the first discharge circuit a discharge current when the low pass filter is discharged;
  • the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is greater than or equal to the second threshold, the charge pump turns on the second discharge circuit.
  • the plurality of discharge circuits further includes a third discharge circuit
  • a discharge current when the low-pass filter is discharged by the third discharge circuit is greater than that by the first discharge circuit a discharge current when the low pass filter is discharged;
  • the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is less than or equal to the first threshold, the charge pump turns on the third discharge circuit.
  • the first discharge circuit includes:
  • the fourth current mirror includes a seventh MOS transistor and an eighth MOS transistor
  • a drain of the sixth MOS transistor is grounded, a gate of the sixth MOS transistor is configured to receive the first control signal, and a source of the sixth MOS transistor is connected to the first The drain of the eight MOS transistors;
  • a source of the eighth MOS transistor is connected to the low pass filter
  • a gate of the eighth MOS transistor is connected to a gate of the seventh MOS transistor through the eighth switch, and a drain of the seventh MOS transistor is connected to a second current source;
  • the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is greater than a first threshold and less than a second threshold, the charge pump turns on the seventh switch and The eighth switch.
  • the second discharge circuit includes:
  • the sixth MOS transistor, the fifth current mirror, the ninth switch, and the tenth switch are the sixth MOS transistor, the fifth current mirror, the ninth switch, and the tenth switch;
  • the fifth current mirror includes the seventh MOS transistor and the ninth MOS transistor;
  • a drain of the sixth MOS transistor is grounded, a gate of the sixth MOS transistor is configured to receive the first control signal, and a source of the sixth MOS transistor is connected to the first The drain of the nine MOS tube;
  • a source of the ninth MOS transistor is connected to the low pass filter
  • a gate of the ninth MOS transistor is connected to a gate of the seventh MOS transistor through the tenth switch, and a drain of the seventh MOS transistor is connected to the second current source;
  • the ratio of the channel width W of the ninth MOS transistor to the channel length L of the ninth MOS transistor is greater than the ratio of the W of the eighth MOS transistor to the L of the eighth MOS transistor;
  • the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is greater than or equal to the second threshold, the charge pump turns on the ninth switch and the first Ten switches.
  • the third discharge circuit includes:
  • the sixth MOS transistor, the sixth current mirror, the eleventh switch and the twelfth switch
  • the sixth current mirror includes the seventh MOS transistor and the tenth MOS transistor;
  • a drain of the sixth MOS transistor is grounded, a gate of the sixth MOS transistor is configured to receive the first control signal, and a source of the sixth MOS transistor is connected to the The drain of the tenth MOS transistor;
  • a source of the tenth MOS transistor is connected to the low pass filter
  • a gate of the tenth MOS transistor is connected to a gate of the seventh MOS transistor through the twelfth switch, and a drain of the seventh MOS transistor is connected to the second current source;
  • the ratio of the channel width W of the tenth MOS transistor to the channel length L of the tenth MOS transistor is smaller than the ratio of the W of the eighth MOS transistor to the L of the eighth MOS transistor;
  • the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is less than or equal to the first threshold, the charge pump turns on the eleventh switch and the Twelfth switch.
  • the tenth MOS transistor is a multi-stage cascaded MOS transistor.
  • the phase locked loop further includes:
  • control signal generating circuit is coupled to the low pass filter, the control signal generating circuit is configured to receive the control voltage, and generate a plurality of control signals based on the control voltage;
  • the plurality of control signals are configured to: when the first control signal controls the charge pump to charge the low pass filter, turn on the one charging circuit and turn off the plurality of charging circuits a charging circuit other than the charging circuit; the plurality of control signals are further configured to: when the first control signal controls the charge pump to discharge the low-pass filter, turn on the one discharging circuit and Discharging a discharge circuit other than the one of the plurality of discharge circuits.
  • control signal generating circuit includes:
  • One end of the first resistor is for receiving the control voltage
  • the other end of the first resistor is connected to the ground through the second resistor
  • the second resistor is further connected to the ground through the first inverter
  • the second inverter, the control signal output by the first inverter and the control signal output by the second inverter are used to turn on or off a group of charge and discharge circuits, respectively.
  • a terminal device including:
  • 1 is a schematic structural block diagram of a prior art phase locked loop.
  • FIG. 2 is a schematic diagram of a prior art circuit consisting of a charge pump and a low pass filter.
  • Figure 3 is a schematic illustration of prior art current mismatch.
  • FIG. 4 is a schematic diagram of a circuit composed of a charge pump and a low pass filter in accordance with an embodiment of the present invention.
  • Fig. 5 is a schematic diagram of a control signal generating circuit of an embodiment of the present invention.
  • FIG. 6 is another schematic circuit diagram of a charge pump in combination with a low pass filter in accordance with an embodiment of the present invention.
  • Figure 7 is a schematic illustration of current mismatch after the common implementation of Figures 5 and 6 of the present invention.
  • phase locked loop of embodiments of the present invention may be suitable for use in a clock generation circuit of a portable electronic device or in a circuit for implementing frequency synthesis.
  • the accuracy of the clock is not high, but the power supply voltage is required to be as low as possible.
  • FIG. 2 is a schematic diagram of a prior art circuit consisting of a charge pump and a low pass filter.
  • MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor
  • NMOS N-type MOS
  • PMOS P-type MOS
  • the charge pump circuit includes a charge pump 300 and a low pass filter 600.
  • the charge pump 300 includes: a charging circuit composed of a first PMOS transistor 101, a second PMOS transistor 102, and a third PMOS transistor 103, and a first NMOS transistor 104, a second NMOS transistor 105, and a third NMOS transistor 106.
  • a discharge circuit composed of. Specifically, when the first signal (UP) received by the charge pump 300 controls the first PMOS transistor 101 to be turned on, the charge pump 300 charges the first capacitor 602 and the second capacitor 603 in the low pass filter 600. Charging is performed. When the second signal (DN) received by the charge pump 300 controls the first NMOS transistor 104 to be turned on, the charge pump 300 charges the first capacitor 602 and the second capacitor 603 in the low pass filter 600. Discharge.
  • the low pass filter 600 further includes a low pass filter resistor 601.
  • the control voltage is the output voltage of the charge pump (ie, VCTRL shown in FIG. 2)
  • the I pmos tube is the PMOS tube current, which can be understood as the UP current or the charging current.
  • the I nmos tube is the NMOS tube current, which can understand the DOWN current or the discharge current. Mismatch of I I I NMOS PMOS tube subtracting the tube obtained.
  • the range of the control voltage is affected by the power supply voltage of the charge pump.
  • the range of the control voltage is relatively wide, which is less affected by the power supply voltage, but with the charge
  • the power supply voltage of the pump is lowered, when the power supply voltage of the charge pump is too low, the range of the control voltage is compressed to be small.
  • a phase-locked loop with extremely low voltage and low power consumption is provided, and the purpose thereof is to expand the output range of the control voltage of the charge pump of the phase-locked loop in order to greatly reduce the power supply voltage.
  • phase locked loop in the embodiment of the present invention may include:
  • Phase detector charge pump, low pass filter and voltage controlled oscillator
  • the phase detector is connected to the low pass filter through the charge pump, and the low pass filter is connected to the voltage controlled oscillator;
  • the charge pump includes a plurality of charging circuits and/or a plurality of discharging circuits
  • the charge pump is configured to turn on a charging circuit of the plurality of charging circuits according to a first control signal output by the phase detector and a control voltage output by the low-pass filter, and pass the low charging circuit through the one charging circuit Charging, or the charge pump is configured to turn on one of the plurality of discharge circuits according to the first control signal and the control voltage, and pass the low-pass filter through the one discharge circuit Discharging is performed such that the difference between the charging current when the low-pass filter is charged by the one charging circuit and the discharging current when the low-pass filter is discharged by the one discharging circuit is performed under the same control voltage
  • the absolute value of the value is less than the preset threshold.
  • the charge pump can turn on one of the plurality of charging circuits or turn on one of the plurality of discharging circuits based on the control voltage, so that the same charging voltage passes through the one charging circuit and the When a discharge circuit charges and discharges the low pass filter, the absolute value of the difference between the charge current and the discharge current is less than a preset threshold.
  • control voltage can be any voltage between the ground voltage (AVSS) and the supply voltage (AVDD) of the charge pump.
  • the plurality of charging circuits may include a first charging circuit
  • the plurality of discharging circuits may include a first discharging circuit
  • the first control voltage is passed through the first control voltage within a range of the first threshold to the second threshold
  • the absolute value of the difference between the charging current of the charging circuit for charging the low-pass filter and the discharging current when the low-pass filter is discharged by the first discharging circuit is less than or equal to the preset threshold;
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is greater than the first threshold and less than the second threshold, the charge pump turns on the first charging circuit; or The charge pump turns on the first discharge circuit when a control signal controls the charge pump to discharge the low pass filter, and the control voltage is greater than the first threshold and less than the second threshold.
  • the first charging circuit and the first discharging circuit in the embodiment of the present invention are understood to be that the effective range of the first charging circuit and the first discharging circuit is between the first threshold and the second threshold. It can be understood that, in the embodiment of the present invention, by designing a charging circuit and a discharging circuit suitable for the frequency range except the first threshold to the second threshold interval in the charge pump, the charge pump is in a range as large as possible. When the charge pump charges and discharges the low-pass filter, the absolute value of the difference between the charging current and the discharging current is less than a preset threshold.
  • the phase-locked loop provided in the embodiment of the present invention expands the linear output range of the charge pump by extending the voltage of the low-voltage charge pump close to the power supply section and the output section close to the ground, thereby improving the ability to suppress temperature fluctuations and power fluctuations. .
  • FIG. 4 and 6 are schematic views of a circuit composed of a charge pump and a low pass filter in accordance with an embodiment of the present invention. It should be understood that the control voltage (VCX) of the charge pump output shown in FIG. 4 and FIG. 6 is the control voltage (VCTRL) of the charge pump output shown in FIG. 2, and the following is the embodiment of the present invention with reference to FIG. 4 and FIG. A charging circuit and the first discharging circuit are described:
  • the first charging circuit may include:
  • the first current mirror includes a second MOS transistor 214 and a third MOS transistor 212; a source of the first MOS transistor 211 is configured to receive The operating voltage, the gate of the first MOS transistor 211 is configured to receive the first control signal, and the drain of the first MOS transistor 211 is connected to the source of the third MOS transistor 212 through the first switch 233; The drain of the third MOS transistor 212 is connected to the low pass filter; the gate of the third MOS transistor 212 is connected to the gate of the second MOS transistor 214 through the second switch 231, the source of the second MOS transistor 214 The pole is connected to the first current source.
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is greater than the first threshold and less than the second threshold, the charge pump turns on the first switch 233 and the second Switch 231.
  • the first discharge circuit may include:
  • the fourth current mirror includes a seventh MOS transistor 224 and an eighth MOS transistor 222; the drain of the sixth MOS transistor 221 is grounded, The gate of the sixth MOS transistor 221 is configured to receive the first control signal, and the source of the sixth MOS transistor 221 is connected to the drain of the eighth MOS transistor 222 through the seventh switch 234; the eighth MOS transistor 222 The source is connected to the low pass filter; the gate of the eighth MOS transistor 222 is connected to the gate of the seventh MOS transistor 224 through the eighth switch 232, and the drain and the second of the seventh MOS transistor 224 Current source connection.
  • the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is greater than the first threshold and less than the second threshold, the charge pump turns on the seventh switch 234 and the eighth switch 232. .
  • the plurality of charging circuits may further include a second charging circuit.
  • a charging current when the low pass filter is charged by the second charging circuit is greater than charging the low pass filter by the first charging circuit a charging current; the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is greater than or equal to the second threshold, the charge pump turns on the second charging circuit.
  • the second charging circuit may include:
  • the gate of the first MOS transistor 211 is configured to receive the first control signal, and the drain of the first MOS transistor 211 is connected to the source of the fourth MOS transistor 213 through the third switch 235.
  • a drain of the fourth MOS transistor 213 is connected to the low pass filter;
  • a gate of the fourth MOS transistor 213 is connected to a gate of the second MOS transistor 214 through the fourth switch 236, the second MOS A source of the tube 214 is coupled to the first current source.
  • the ratio of the channel length L of the fourth MOS transistor 213 to the channel width W of the fourth MOS transistor 213 is greater than the ratio of the L of the third MOS transistor 212 to the W of the third MOS transistor 212;
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is greater than or equal to the second threshold, the charge pump turns on the third switch 235 and the fourth switch 236.
  • the fourth MOS transistor 213 is a multi-stage cascaded MOS transistor.
  • the fourth MOS transistor 213 is a PMOS transistor having an inverted ratio tube (L is larger than W)
  • a PMOS transistor is formed by cascading a plurality of PMOS transistors.
  • the operating voltage (Vth) threshold of the 3-stage cascaded PMOS transistor is very low, and when the control voltage is greater than the second threshold, there is still a certain PMOS current.
  • the charging current I pmos can be increased to some extent. Further, the degree of mismatch between the charging current and the discharging current can be reduced.
  • the plurality of discharge circuits may further include a second discharge circuit
  • the discharge current when the low-pass filter is discharged by the second discharge circuit is smaller than the discharge of the low-pass filter by the first discharge circuit a discharge current when the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is greater than or equal to the second threshold, the charge pump turns on the second discharge circuit.
  • the second discharge circuit can include:
  • the ratio of the channel width W of the ninth MOS transistor 223 to the channel length L of the ninth MOS transistor 223 is greater than the ratio of the W of the eighth MOS transistor 222 to the L of the eighth MOS transistor 222;
  • the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is greater than or equal to the second threshold, the charge pump turns on the ninth switch 238 and the tenth switch 237.
  • the ninth MOS transistor 223 is a NMOS transistor having a large W/L, the Vth of the ninth MOS transistor 223 is large, and the NMOS current can be reduced to some extent.
  • the discharge current I nmos tube can be reduced to some extent. Further, the degree of mismatch between the charging current and the discharging current can be reduced.
  • the control voltage is greater than the second threshold, if the low-pass filter is charged and discharged by the second charging circuit and the second discharging circuit involved above, the PMOS is maintained to some extent.
  • the charging current and the NMOS discharge current are substantially the same. Further, the degree of mismatch between the charging current I pmos tube and the discharge current I nmos tube can be reduced.
  • a plurality of charging circuits and a plurality of discharging circuits are added in the embodiment of the present invention. Therefore, when the charge pump in the embodiment of the present invention controls the charge pump to charge or discharge the low-pass filter according to the control signal sent by the phase detector, it is further required that the plurality of charging circuits are turned on to match the control voltage. a charging circuit or a discharge circuit that matches the control voltage is turned on in the plurality of discharge circuits.
  • an embodiment of the present invention further provides a control signal generating circuit.
  • phase locked loop may further include:
  • control signal generating circuit is connected to the low pass filter, the control signal generating circuit is configured to receive the control voltage, and generate a plurality of control signals based on the control voltage;
  • the plurality of control signals are configured to: when the first control signal controls the charge pump to charge the low pass filter, turn on the one charging circuit and turn off the charging circuit except the one charging circuit
  • the plurality of control signals are further configured to: when the first control signal controls the charge pump to discharge the low pass filter, turn on the one discharge circuit and turn off the discharge in the plurality of discharge circuits A discharge circuit outside the circuit.
  • control signal generating circuit includes:
  • One end of the first resistor 261 is configured to receive the control voltage, the other end of the first resistor 261 is connected to the ground through the second resistor 262, and the second resistor 262 is further connected to the first through the first inverter 263.
  • the two inverters 264, the control signals output by the first inverter 263 and the control signals output by the second inverter 264 are used to turn on or off a group of charge and discharge circuits, respectively.
  • the values of the first resistor 261 and the second resistor 262 are on the order of several hundred K ⁇ (kiloohms).
  • the first resistor 261 may be selected to be smaller than the appropriate value of the second resistor 262 to generate a control signal ⁇ i1 and a control signal. ⁇ i2.
  • the switch controlled by the control signal ⁇ 12 can be turned on, and the switch controlled by the control signal ⁇ 11 is turned off.
  • the plurality of charging circuits may further include a third charging circuit.
  • a charging current when the low-pass filter is charged by the third charging circuit is smaller than charging the low-pass filter by the first charging circuit a charging current; the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is less than or equal to the first threshold, the charge pump turns on the third charging circuit.
  • the third charging circuit may include:
  • the gate of the first MOS transistor 211 is configured to receive the first control signal, and the drain of the first MOS transistor 211 is connected to the source of the fifth MOS transistor 251 through the fifth switch 235.
  • a drain of the fifth MOS transistor 251 is connected to the low pass filter;
  • a gate of the fifth MOS transistor 251 is connected to a gate of the second MOS transistor 214 through the sixth switch 236, the second MOS A source of the tube 214 is coupled to the first current source.
  • the ratio of the channel length L of the fifth MOS transistor 251 to the channel width W of the fifth MOS transistor 251 is smaller than the ratio of the L of the third MOS transistor 212 to the W of the third MOS transistor 212;
  • the first control signal controls the charge pump to charge the low pass filter, and when the control voltage is less than or equal to the first threshold, the charge pump turns on the fifth switch 235 and the sixth switch 236.
  • the fifth MOS transistor 251 is a PMOS transistor having a large W/L, and the Vth of the PMOS transistor is large, the PMOS current (charging current) can be reduced to some extent.
  • the charge pump can reduce the charging current I pmos tube to some extent when the charge pump charges the low pass filter. Further, the degree of mismatch between the charging current and the discharging current can be reduced.
  • the plurality of discharge circuits may further include a third discharge circuit
  • the discharge current when discharging the low-pass filter by the third discharge circuit is greater than that of the low-pass filter by the first discharge circuit a discharge current during discharge; the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is less than or equal to the first threshold, the charge pump turns on the third discharge circuit.
  • the third discharge circuit may include:
  • the ratio of the channel width W of the tenth MOS transistor 252 to the channel length L of the tenth MOS transistor 252 is smaller than the ratio of the W of the eighth MOS transistor 222 to the L of the eighth MOS transistor 222;
  • the first control signal controls the charge pump to discharge the low pass filter, and when the control voltage is less than or equal to the first threshold, the charge pump turns on the eleventh switch 238 and the twelfth switch 237.
  • the tenth MOS transistor 252 may be a multi-stage cascaded MOS transistor.
  • the tenth MOS transistor 252 is an NMOS transistor having an inverse ratio tube (L is larger than W), further, it may be an NMOS transistor in which a plurality of NMOS transistors are cascaded together. At the same time, since the operating voltage (Vth) threshold of the 3-level cascaded NMOS transistor is very low, when the control voltage is less than the first threshold, there is still a certain NMOS current.
  • the discharge current I nmos can be increased to some extent. Tube . Further, the degree of mismatch between the charging current and the discharging current can be reduced.
  • the control voltage is less than the first threshold, if the low-pass filter is charged and discharged through the third charging circuit and the third discharging circuit involved above, it will be maintained to some extent.
  • the PMOS charging current and the NMOS discharging current are substantially the same. Further, the degree of mismatch between the charging current I pmos tube and the discharge current I nmos tube can be reduced.
  • Fig. 7 is a view showing the result of charge and discharge mismatch when the low-pass filter is charged and discharged by the charging circuit and the discharging circuit of Figs. 4 and 6.
  • the charge pump uses the third charging circuit and the third discharging circuit to charge and discharge the low-pass filter, and the control voltage is greater than the first
  • the threshold is less than the second threshold
  • the charge pump uses the first charging circuit and the first discharging circuit to charge and discharge the low-pass filter.
  • the control voltage is greater than the second threshold
  • the charge pump adopts the second The charging circuit and the second discharging circuit charge and discharge the low-pass filter, so that the charge-discharge mismatch of the control voltages belonging to Vout_max to AVDD and AVSS to Vout_min can be greatly reduced to become a charge pump effective output. Further, the temperature change suppressing ability of the entire phase locked loop is improved.
  • a control signal generating circuit for the FIG. 4 and FIG. 6, respectively, and the control signal generating circuit and the A low pass filter is coupled to the control signal generating circuit for receiving the control voltage and generating a plurality of control signals based on the control voltage.
  • a control signal generating circuit as shown in FIG. 5 may be configured for FIG. 4 and FIG. 6, respectively, wherein the control signal ⁇ i1 and the control signal ⁇ i2 generated by the control signal generating circuit shown in FIG. 5 may pass the A resistor 261 and a second resistor 262 are controlled.
  • the first resistor 261 ⁇ the second resistor 262 is selected such that the control signal ⁇ i1 and the control signal ⁇ i2 generated by the control signal generating circuit configured for the circuit shown in FIG. 4 are respectively the control signal ⁇ 11,
  • the control signal ⁇ 12 is controlled, and the switch on the second charging circuit and the second discharging circuit is controlled by the control signal ⁇ 12, and the switch on the first charging circuit and the first discharging circuit is controlled to be turned off by the control signal ⁇ 11.
  • the first resistor 261>the second resistor 262 is selected such that the control signal ⁇ i1 and the control signal ⁇ i2 generated by the other control signal generating circuit configured for the circuit shown in FIG. 6 are respectively the control signal ⁇ 21 and the control
  • the signal ⁇ 22 is controlled by the control signal ⁇ 22 to control the switches on the third charging circuit and the third discharging circuit, and the control signal ⁇ 21 controls the switches on the first charging circuit and the first discharging circuit to be turned off.
  • the charging circuit and the discharging circuit of FIGS. 4 and 6 are simultaneously used for charging and discharging the low-pass filter, only one first charging circuit and one first discharging circuit may be reserved.
  • phase-locked loop in the embodiment of the present invention is suitable for a very low power supply voltage, and only increases the branch that is higher than Vout_max and the branch that is lower than Vout_min, and does not require special devices.
  • the second discharge circuit and the second charging circuit shown in FIG. 4, and the third discharge circuit and the third charging circuit shown in FIG. 6 are only a plurality of charging circuits and a plurality of discharging circuits. Schematic diagram. The embodiment of the present invention is not limited thereto, that is, the specific structure of the circuit diagram of the embodiment of the present invention is not limited.
  • the charge pump can include more than three sets of charging circuits and discharging circuits,
  • a terminal device including: the phase locked loop provided above.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

L'invention concerne une boucle à verrouillage de phase et un dispositif terminal. La boucle à verrouillage de phase comprend : un détecteur de phase, une pompe de charge, un filtre passe-bas et un oscillateur commandé par tension. Le détecteur de phase est relié au filtre passe-bas au moyen de la pompe de charge. Le filtre passe-bas est connecté à l'oscillateur commandé par tension. La pompe de charge comprend de multiples circuits de charge et/ou de multiples circuits de décharge, et est utilisée pour alimenter, selon un premier signal de commande délivré par le détecteur de phase et une tension de commande délivrée par le filtre passe-bas, l'un des circuits parmi les multiples circuits de charge ou l'un des circuits parmi les multiples circuits de décharge, et charger/décharger le filtre passe-bas au moyen du circuit de décharge ou du premier circuit de décharge. C'est-à-dire que la pompe de charge alimente, sur la base d'une tension de commande, le circuit de charge ou le circuit de décharge de telle sorte que la valeur absolue de la différence entre un courant de charge et un courant de décharge est inférieure à un seuil prédéfini lorsque le filtre passe-bas est chargé/déchargé au moyen du circuit de charge et du circuit de décharge, respectivement.
PCT/CN2018/081728 2018-04-03 2018-04-03 Boucle à verrouillage de phase et dispositif terminal WO2019191895A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/CN2018/081728 WO2019191895A1 (fr) 2018-04-03 2018-04-03 Boucle à verrouillage de phase et dispositif terminal
CN201880000425.9A CN110612666B (zh) 2018-04-03 2018-04-03 锁相环和终端设备

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2018/081728 WO2019191895A1 (fr) 2018-04-03 2018-04-03 Boucle à verrouillage de phase et dispositif terminal

Publications (1)

Publication Number Publication Date
WO2019191895A1 true WO2019191895A1 (fr) 2019-10-10

Family

ID=68099764

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/081728 WO2019191895A1 (fr) 2018-04-03 2018-04-03 Boucle à verrouillage de phase et dispositif terminal

Country Status (2)

Country Link
CN (1) CN110612666B (fr)
WO (1) WO2019191895A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050068074A1 (en) * 2001-11-06 2005-03-31 Koichi Yahagi Communication semiconductor integrated circuit device and a wireless communication system
CN1972129A (zh) * 2005-11-14 2007-05-30 三星电子株式会社 电荷泵电路及其方法
CN103338038A (zh) * 2013-06-26 2013-10-02 上海宏力半导体制造有限公司 锁相环电路
CN104143978A (zh) * 2013-05-08 2014-11-12 博通集成电路（上海）有限公司 电荷泵、锁相环电路以及该电荷泵中的方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101447788B (zh) * 2008-12-16 2012-06-27 昆山锐芯微电子有限公司 锁相环锁定信号的产生电路
CN103929174B (zh) * 2013-01-15 2017-09-29 中芯国际集成电路制造(上海)有限公司 一种锁相环电路
CN105490677B (zh) * 2014-09-19 2018-10-23 中芯国际集成电路制造(上海)有限公司 源端开关的电荷泵、锁相环电路及抑制馈通效应的方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050068074A1 (en) * 2001-11-06 2005-03-31 Koichi Yahagi Communication semiconductor integrated circuit device and a wireless communication system
CN1972129A (zh) * 2005-11-14 2007-05-30 三星电子株式会社 电荷泵电路及其方法
CN104143978A (zh) * 2013-05-08 2014-11-12 博通集成电路（上海）有限公司 电荷泵、锁相环电路以及该电荷泵中的方法
CN103338038A (zh) * 2013-06-26 2013-10-02 上海宏力半导体制造有限公司 锁相环电路

Also Published As

Publication number Publication date
CN110612666A (zh) 2019-12-24
CN110612666B (zh) 2023-07-28

Similar Documents

Publication Publication Date Title
KR100326956B1 (ko) 리크전류를 감소시키는 스위칭회로들을 구비한 차지펌프회로
CN104201880B (zh) 用于锁相环低电压下抗工艺涨落的低电流失配电荷泵电路
US20080191783A1 (en) Symmetric charge pump replica bias detector
CN104426479A (zh) 一种低功耗、低抖动、宽工作范围的晶体振荡器电路
US9502970B2 (en) Charge pump with suppressed feedthrough effect
US8816782B2 (en) Phase locked loop circuit having a voltage controlled oscillator with improved bandwidth
CN108270542A (zh) 频带选择时钟数据恢复电路以及相关方法
TW201820771A (zh) 振盪器及時脈產生器
US8786334B2 (en) Lock detection circuit and phase-locked loop circuit including the same
US8581646B2 (en) Charge pump circuit
US10581416B2 (en) External and dual ramp clock synchronization
WO2019191895A1 (fr) Boucle à verrouillage de phase et dispositif terminal
US20150372591A1 (en) Positive and negative potential generating circuit
TWI690141B (zh) 電荷泵和鎖相環
US20060226917A1 (en) High-performance charge-pump circuit for phase-locked loops
JP2002330067A (ja) チャージポンプ回路および位相同期ループ回路
EP1538754A1 (fr) Correction de fréquence et phase dans une boucle d'asservissement de phase
US8717075B2 (en) Phase locked loop circuit
TW201937859A (zh) 電荷泵電路及鎖相迴路系統
CN106656170A (zh) 一种启动电路及自偏置锁相环电路
CN117294303B (zh) 一种直流稳压器的频率调整电路
US20060192621A1 (en) Two-system PLL frequency synthesizer
US10784875B2 (en) Loop filter for a phase-locked loop
CN115800998A (zh) 一种电荷泵锁相环
TW201304424A (zh) 震盪訊號產生裝置與震盪訊號產生裝置之控制訊號產生電路

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18913539

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18913539

Country of ref document: EP

Kind code of ref document: A1