WO2018233222A1 - Design method and apparatus for self-recognition of m.2 capable of flexibly supporting pcie and sata protocols - Google Patents

Design method and apparatus for self-recognition of m.2 capable of flexibly supporting pcie and sata protocols Download PDF

Info

Publication number
WO2018233222A1
WO2018233222A1 PCT/CN2017/113866 CN2017113866W WO2018233222A1 WO 2018233222 A1 WO2018233222 A1 WO 2018233222A1 CN 2017113866 W CN2017113866 W CN 2017113866W WO 2018233222 A1 WO2018233222 A1 WO 2018233222A1
Authority
WO
WIPO (PCT)
Prior art keywords
pcie
sata
signal
connector
line switch
Prior art date
Application number
PCT/CN2017/113866
Other languages
French (fr)
Chinese (zh)
Inventor
赵乐森
Original Assignee
郑州云海信息技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 郑州云海信息技术有限公司 filed Critical 郑州云海信息技术有限公司
Publication of WO2018233222A1 publication Critical patent/WO2018233222A1/en

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0026—PCI express

Definitions

  • the present invention relates to the field of general server design, and in particular to a design method and apparatus for flexible self-identification of M.2.
  • M.2 storage media applications are more and more, and the existing storage areas have two types of M.2 hard disk storage devices supporting SATA protocol or PCIE protocol, and in most In the development design, the M.2 hard disk can only support one of the protocols.
  • M.2 hard disks that only support SATA protocol or M.2 hard disks that only support PCIE protocol often fail to meet customer needs when customer needs change, and need to be developed for customer needs and increase development costs.
  • PCIE and SATA storage controllers can be used, there is a problem that product application flexibility is poor.
  • the invention provides an M.2 self-identification design method and device for flexibly supporting PCIE and SATA protocols, and realizes automatic identification of PCIE and SATA M.2 of different PCIE and SATA storage controllers by setting PCIE/SATA switching line switches. Increase the flexibility of product applications.
  • a flexible design method for M.2 self-identification supporting PCIE and SATA protocols including PCIE controller, SATA controller and M.2 connector.
  • the specific steps are as follows:
  • the PCIE/SATA switching line switch transmits the corresponding PCIE or SATA signal to the M.2 connector according to the level of the automatic strobe signal in S2. Signal gating.
  • the PCIE/SATA switch line switch provides a signal path, and enters through two channels of PCIE and SATA before the PCIE/SATA switch line switch. Through the control of the automatic strobe signal, the signal entering the PCIE/SATA switch line switch passes through one channel. The output, that is, only one signal is passed through the PCIE and SATA signals, and the other signal is turned off by the high speed switch.
  • the M.2 self-identification design method that flexibly supports the PCIE and SATA protocols as described above, in S3, can be set to output the PCIE/SATA switching line switch to the M.2 connector when the automatic strobe signal output is high level.
  • the PCIE signal on the other hand, outputs a SATA signal to the M.2 connector.
  • set auto-select communication When the output is low, the PCIE/SATA switch line switch outputs a PCIE signal to the M.2 connector, and vice versa to the M.2 connector.
  • the PCIE/SATA switch line switch only provides a signal path and has a low cost.
  • the CBTL04083ABS chip of NXP can be preferably used.
  • the chip has low cost, high performance, and can support both PCIE and SATA protocols.
  • the invention also provides an M.2 self-identification device flexibly supporting PCIE and SATA protocols, including a PCIE controller, a SATA controller and an M.2 connector, the PCIE controller, the SATA controller and the M.2.
  • a PCIE/SATA switching line switch is disposed between the connectors, and the signal output ends of the PCIE controller and the SATA controller are respectively connected to the first signal input end and the second signal input end of the PCIE/SATA switching line switch, PCIE/ The PCIE/SATA signal output end of the SATA switch line switch is connected to the signal input end of the M.2 connector, and the M.2 connector also outputs an automatic strobe signal to the PCIE/SATA switch line switch, and the automatic strobe signal is according to M The .2 connector's device type outputs a corresponding high or low level.
  • the M.2 self-identifying device supporting the PCIE and SATA protocols the automatic strobe signal output by the M.2 connector is connected to the PCIE/SATA switching line switch via the MOS level conversion circuit, PCIE/SATA
  • the switching line switch transmits the corresponding PCIE or SATA signal to the M.2 connector according to the level of the automatic strobe signal output, and the PCIE/SATA switching line switch adopts the NXP CBTL04083ABS chip.
  • the M.2 self-identification design method and device supporting the PCIE and SATA protocols of the present invention solves the limitation brought by the existing M.2 hardware design supporting only a single protocol, in practical applications. In the environment, this hardware design method can be used to support different types of M.2 storage media. Implement applications that work with different storage controllers.
  • the hardware design method and device of the invention avoids supporting different M.2 storage media on the basis of secondary development, realizes automatic identification of M.2 of PCIE and SATA protocols, and reduces development cycle and development cost. Increased flexibility in product applications.
  • FIG. 1 is a schematic diagram of the hardware structure of the present invention.
  • FIG. 2 is a signal conversion circuit diagram of the self-selecting signal of FIG. 1;
  • FIG. 3 is a schematic circuit diagram of a CBTL04083ABS chip according to an embodiment of the present invention.
  • the M.2 self-identification design method flexibly supporting the PCIE and SATA protocols of the present invention includes a PCIE controller 1, a SATA controller 2, and an M.2 connector 4, and the specific steps are as follows:
  • the PCIE/SATA switching line switch 3 transmits the corresponding PCIE or SATA signal to the M.2 connector 4 according to the level of the automatic strobe signal in S2. To achieve signal gating.
  • the M.2 connector 4 outputs an automatic strobe signal to the switching control signal end of the PCIE/SATA switching line switch 3.
  • P3E_PCH_M2_SATA6G_SEL is an automatic strobe signal output by the M.2 connector 4.
  • the P3E_PCH_M2_SATA6G_R_SEL signal is a switching control signal of the PCIE/SATA switching line switch 3.
  • the automatic strobe signal is level-converted by the MOS level conversion circuit, and then outputs a switching control signal having a reverse level.
  • the PCIE/SATA switch line switch 3 uses the NXP CBTL04083ABS chip, and the P3E_PCH_M2_SATA6G_R_SEL signal is connected to the SEL end of the chip.
  • the M.2 connector 4 when the M.2 connector 4 is connected to the PCIE type device, the M.2 connector outputs a high level automatic strobe signal P3E_PCH_M2_SATA6G_SEL, and the signal is switched to the PCIE/SATA line after the MOS level conversion.
  • the switch outputs a low-level switching control signal P3E_PCH_M2_SATA6G_R_SEL, and the PCIE/SATA switching line switch controls the PCIE signal channel to be turned on, and transmits the corresponding PCIE signal to the M.2 connector.
  • the auto strobe signal when the M.2 connector is connected to a SATA device, the auto strobe signal is low.
  • the high level P3E_PCH_M2_SATA6G_R_SEL signal is output, and the PCIE/SATA switching line switch controls the SATA signal channel to be turned on. , the corresponding SATA signal is transmitted to the M.2 connector.
  • the method realizes M.2 automatic identification of PCIE and SATA protocols through the setting of PCIE/SATA switching line switch 3. It can be used to support different types of M.2 storage media, realize applications with different storage controllers, and add products. Application flexibility.
  • the invention also provides a device for flexibly supporting the M.2 self-identification of the PCIE and SATA protocols, as shown in the figure.
  • 1 includes a PCIE controller 1, a SATA controller 2, and an M.2 connector 4, and a PCIE/SATA switch line switch 3 is disposed between the PCIE controller 1, the SATA controller 2, and the M.2 connector 4.
  • the signal output ends of the PCIE controller 1 and the SATA controller 2 are respectively connected to the first signal input end and the second signal input end of the PCIE/SATA switch line switch 3, and the PCIE/SATA signal output end of the PCIE/SATA switch line switch 3 is respectively connected.
  • the M.2 connector 4 Connected to the signal input end of the M.2 connector 4, the M.2 connector 4 also outputs an automatic strobe signal to the switching control signal end of the PCIE/SATA switching line switch 3, and the PCIE/SATA switching line switch is based on the automatic strobe signal.
  • the output level is transmitted to the M.2 connector 4 to transmit the corresponding PCIE or SATA signal.
  • the automatic strobe signal is connected to the switching control signal of the PCIE/SATA switching line switch via the MOS level conversion circuit.
  • P3E_PCH_M2_SATA6G_SEL is the automatic strobe signal output by the M.2 connector 4
  • the P3E_PCH_M2_SATA6G_R_SEL signal is the switching control signal of the PCIE/SATA switching line switch 3.
  • the PCIE/SATA switching line switch uses a CBTL04083ABS chip, and the P3E_PCH_M2_SATA6G_R_SEL signal is connected to the SEL end of the chip.
  • the M.2 connector When the M.2 connector is connected to a PCIE type device, it outputs a high-level automatic strobe signal. After MOS level conversion, it outputs a low-level switching control signal to the PCIE/SATA switching line switch, and then PCIE/ The SATA switch line switch controls the PCIE signal channel to be turned on, and transmits the corresponding PCIE signal to the M.2 connector. Conversely, the corresponding SATA signal is transmitted to the M.2 connector.

Abstract

The present invention provides a design method and apparatus for self-recognition of M.2 capable of flexibly supporting PCIE and SATA protocols. A PCIE/SATA circuit handover switch is provided at the signal output end of a PCIE controller and the signal output end of an SATA controller; an M.2 connector is connected to the signal output end of the PCIE/SATA circuit handover switch; and a PCIE or SATA signal of a corresponding type is output to the M.2 connector according to the type of a M.2 device connected to the M.2 connector. The design resolves the limitation of hardware design that the existing M.2 supports only a single protocol, can be used for supporting different types of M.2 storage media, implement applications matched with different storage controllers, and improve the flexibility of product applications.

Description

一种灵活支持PCIE与SATA协议M.2自识别的设计方法及装置Design method and device for flexibly supporting PCIE and SATA protocol M.2 self-identification
本申请要求于2017年06月20日提交中国专利局、申请号为201710471297.3、发明名称为“一种灵活支持PCIE与SATA协议M.2自识别的设计方法及装置”的中国专利申请的优先权，其全部内容通过引用结合在本申请中。This application claims priority from the Chinese Patent Application submitted to the China Patent Office on June 20, 2017, the application number is 201710471297.3, and the invention name is “a flexible design method and device for PCIE and SATA protocol M.2 self-identification”. The entire content of which is incorporated herein by reference.
技术领域Technical field
本发明涉及通用服务器设计领域，具体来说涉及一种灵活支持PCIE与SATA协议的M.2自识别的设计方法及装置。The present invention relates to the field of general server design, and in particular to a design method and apparatus for flexible self-identification of M.2.
背景技术Background technique
随着大数据和云平台技术的发展，数据中心对介质存储量的要求越来越高，存储介质的小型化也越来越受到推广和普及，特别是在服务器领域，体积非常小的M.2存储介质越来越受到用户的喜爱，M.2存储介质在不占用大空间的情况下便可以实现OS的安装以及数据的存储。With the development of big data and cloud platform technologies, data centers are increasingly demanding media storage, and the miniaturization of storage media is becoming more and more popularized and popularized, especially in the server field, which is very small. 2 Storage media is more and more popular among users. M.2 storage media can realize OS installation and data storage without occupying large space.
在目前的服务器整机柜中，M.2存储介质的应用越来越多，而现有的存储领域存在支持SATA协议或PCIE协议的两种类型的M.2硬盘的存储设备，并且在多数开发设计中，M.2硬盘只能支持其中的一种协议。仅仅支持SATA协议的M.2硬盘或者仅支持PCIE协议的M.2硬盘在客户需求变更时常常无法满足客户的需求，需要针对客户需求进行二次开发，增加了开发费用。另外，在PCIE以及SATA存储控制器都能够使用的应用环境中，存在产品应用灵活性较差的问题。 In the current server cabinet, M.2 storage media applications are more and more, and the existing storage areas have two types of M.2 hard disk storage devices supporting SATA protocol or PCIE protocol, and in most In the development design, the M.2 hard disk can only support one of the protocols. M.2 hard disks that only support SATA protocol or M.2 hard disks that only support PCIE protocol often fail to meet customer needs when customer needs change, and need to be developed for customer needs and increase development costs. In addition, in the application environment that both PCIE and SATA storage controllers can be used, there is a problem that product application flexibility is poor.
发明内容Summary of the invention
本发明提供一种灵活支持PCIE与SATA协议的M.2自识别设计方法及装置，通过设置PCIE/SATA切换线路开关，实现不同的PCIE及SATA存储控制器的PCIE与SATA的M.2自动识别，增加产品应用的灵活性。The invention provides an M.2 self-identification design method and device for flexibly supporting PCIE and SATA protocols, and realizes automatic identification of PCIE and SATA M.2 of different PCIE and SATA storage controllers by setting PCIE/SATA switching line switches. Increase the flexibility of product applications.
为解决上述技术问题，本发明采用如下技术方案：In order to solve the above technical problem, the present invention adopts the following technical solutions:
一种灵活支持PCIE与SATA协议的M.2自识别的设计方法，包括PCIE控制器、SATA控制器和M.2连接器，具体步骤如下：A flexible design method for M.2 self-identification supporting PCIE and SATA protocols, including PCIE controller, SATA controller and M.2 connector. The specific steps are as follows:
S1、设置PCIE/SATA切换线路开关，将所述PCIE控制器、SATA控制器的信号输出端分别与PCIE/SATA切换线路开关的信号输入端连接，PCIE/SATA切换线路开关的信号输出端与M.2连接器的信号输入端连接；S1. Set a PCIE/SATA switching line switch, and connect the signal output ends of the PCIE controller and the SATA controller to the signal input end of the PCIE/SATA switching line switch respectively, and the signal output end of the PCIE/SATA switching line switch and the M .2 connector signal input connection;
S2、然后设置M.2连接器输出自动选通信号至PCIE/SATA切换线路开关，自动选通信号根据M.2连接器的设备类型，输出对应的高电平或低电平；S2, then set the M.2 connector to output the automatic strobe signal to the PCIE/SATA switching line switch, and the automatic strobe signal outputs a corresponding high level or low level according to the device type of the M.2 connector;
S3、最后通过PCIE/SATA切换线路开关进行信号选通，PCIE/SATA切换线路开关根据S2中自动选通信号的电平高低，向M.2连接器分别传输相应的PCIE或SATA信号，以实现信号的选通。S3. Finally, the signal is strobed through the PCIE/SATA switching line switch. The PCIE/SATA switching line switch transmits the corresponding PCIE or SATA signal to the M.2 connector according to the level of the automatic strobe signal in S2. Signal gating.
所述PCIE/SATA切换线路开关提供信号通道，在PCIE/SATA切换线路开关前通过PCIE和SATA两条通道进入，通过自动选通信号的控制，进入到PCIE/SATA切换线路开关的信号通过一路通道输出，即PCIE与SATA信号只有一路信号通过，另一路信号被高速开关截止。The PCIE/SATA switch line switch provides a signal path, and enters through two channels of PCIE and SATA before the PCIE/SATA switch line switch. Through the control of the automatic strobe signal, the signal entering the PCIE/SATA switch line switch passes through one channel. The output, that is, only one signal is passed through the PCIE and SATA signals, and the other signal is turned off by the high speed switch.
如上所述的灵活支持PCIE与SATA协议的M.2自识别的设计方法，在S3中，可设置当自动选通信号输出为高电平时，PCIE/SATA切换线路开关向M.2连接器输出PCIE信号，反之向M.2连接器输出SATA信号。或设置自动选通信 号输出为低电平时，PCIE/SATA切换线路开关向M.2连接器输出PCIE信号，反之向M.2连接器输出SATA信号。The M.2 self-identification design method that flexibly supports the PCIE and SATA protocols as described above, in S3, can be set to output the PCIE/SATA switching line switch to the M.2 connector when the automatic strobe signal output is high level. The PCIE signal, on the other hand, outputs a SATA signal to the M.2 connector. Or set auto-select communication When the output is low, the PCIE/SATA switch line switch outputs a PCIE signal to the M.2 connector, and vice versa to the M.2 connector.
所述PCIE/SATA切换线路开关仅提供信号通道，成本较低，可优选采用NXP的CBTL04083ABS芯片，该芯片成本低，性能高，并且能够满足PCIE与SATA两种协议的支持。The PCIE/SATA switch line switch only provides a signal path and has a low cost. The CBTL04083ABS chip of NXP can be preferably used. The chip has low cost, high performance, and can support both PCIE and SATA protocols.
本发明还提供了一种灵活支持PCIE与SATA协议的M.2自识别的装置，包括PCIE控制器、SATA控制器以及M.2连接器，所述PCIE控制器、SATA控制器与M.2连接器之间设置有PCIE/SATA切换线路开关，所述PCIE控制器、SATA控制器的信号输出端分别与PCIE/SATA切换线路开关的第一信号输入端和第二信号输入端连接，PCIE/SATA切换线路开关的PCIE/SATA信号输出端与M.2连接器的信号输入端连接，所述M.2连接器还输出自动选通信号到PCIE/SATA切换线路开关，自动选通信号根据M.2连接器的设备类型输出对应的高电平或低电平。The invention also provides an M.2 self-identification device flexibly supporting PCIE and SATA protocols, including a PCIE controller, a SATA controller and an M.2 connector, the PCIE controller, the SATA controller and the M.2. A PCIE/SATA switching line switch is disposed between the connectors, and the signal output ends of the PCIE controller and the SATA controller are respectively connected to the first signal input end and the second signal input end of the PCIE/SATA switching line switch, PCIE/ The PCIE/SATA signal output end of the SATA switch line switch is connected to the signal input end of the M.2 connector, and the M.2 connector also outputs an automatic strobe signal to the PCIE/SATA switch line switch, and the automatic strobe signal is according to M The .2 connector's device type outputs a corresponding high or low level.
如上所述的支持PCIE与SATA协议的M.2自识别的装置，所述M.2连接器输出的自动选通信号经MOS电平转换电路后与PCIE/SATA切换线路开关连接，PCIE/SATA切换线路开关根据自动选通信号输出的电平高低向M.2连接器传输对应的PCIE或SATA信号，PCIE/SATA切换线路开关采用NXP的CBTL04083ABS芯片。As described above, the M.2 self-identifying device supporting the PCIE and SATA protocols, the automatic strobe signal output by the M.2 connector is connected to the PCIE/SATA switching line switch via the MOS level conversion circuit, PCIE/SATA The switching line switch transmits the corresponding PCIE or SATA signal to the M.2 connector according to the level of the automatic strobe signal output, and the PCIE/SATA switching line switch adopts the NXP CBTL04083ABS chip.
本发明的有益效果在于：The beneficial effects of the invention are:
1、本发明的一种支持PCIE与SATA协议的M.2自识别的设计方法及装置，解决了现有M.2只支持单种协议的硬件设计带来的的局限性，在实际的应用环境中，采用本硬件设计方法，可用于支持不同类型的M.2存储介质， 实现搭配不同存储控制器的应用。1. The M.2 self-identification design method and device supporting the PCIE and SATA protocols of the present invention solves the limitation brought by the existing M.2 hardware design supporting only a single protocol, in practical applications. In the environment, this hardware design method can be used to support different types of M.2 storage media. Implement applications that work with different storage controllers.
2、本发明的硬件设计方法及装置，避免了在二次开发的基础上支持不同的M.2存储介质，实现了PCIE以及SATA协议的M.2自动识别，降低了开发周期和开发成本，增加了产品应用的灵活性。2. The hardware design method and device of the invention avoids supporting different M.2 storage media on the basis of secondary development, realizes automatic identification of M.2 of PCIE and SATA protocols, and reduces development cycle and development cost. Increased flexibility in product applications.
附图说明DRAWINGS
图1是本发明的硬件结构示意图；1 is a schematic diagram of the hardware structure of the present invention;
图2是图1中自选通信号的信号转换电路图；2 is a signal conversion circuit diagram of the self-selecting signal of FIG. 1;
图3是本发明实施例CBTL04083ABS芯片的电路连接示意图；3 is a schematic circuit diagram of a CBTL04083ABS chip according to an embodiment of the present invention;
附图标记：Reference mark:
1-PCIE控制器，2-SATA控制器，3-PCIE/SATA切换线路开关，4-M.2连接器。1-PCIE controller, 2-SATA controller, 3-PCIE/SATA switch line switch, 4-M.2 connector.
具体实施方式Detailed ways
为了使本发明的目的、技术方案及优点更加清楚明白，以下结合附图及实施例，对本发明进行进一步详细说明。应当理解，此处所描述的具体实施例仅仅用以解释本发明，并不用于限定本发明。The present invention will be further described in detail below with reference to the accompanying drawings and embodiments. It is understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
如图1所示，本发明的一种灵活支持PCIE与SATA协议的M.2自识别的设计方法，包括PCIE控制器1、SATA控制器2和M.2连接器4，其具体步骤如下：As shown in FIG. 1, the M.2 self-identification design method flexibly supporting the PCIE and SATA protocols of the present invention includes a PCIE controller 1, a SATA controller 2, and an M.2 connector 4, and the specific steps are as follows:
S1、设置PCIE/SATA切换线路开关3，将所述PCIE控制器1、SATA控制器2的信号输出端分别与PCIE/SATA切换线路开关3的信号输入端连接，PCIE/SATA切换线路开关3的信号输出端与M.2连接器4的信号输入端连接；S1, setting a PCIE/SATA switching line switch 3, connecting the signal output ends of the PCIE controller 1 and the SATA controller 2 to the signal input end of the PCIE/SATA switching line switch 3, respectively, and the PCIE/SATA switching line switch 3 The signal output end is connected to the signal input end of the M.2 connector 4;
S2、然后设置M.2连接器4输出自动选通信号至PCIE/SATA切换线路开关3，自动选通信号根据M.2连接器4的设备类型，输出对应的高电平或低电平； S2, then set the M.2 connector 4 to output an automatic strobe signal to the PCIE/SATA switching line switch 3, and the automatic strobe signal outputs a corresponding high level or low level according to the device type of the M.2 connector 4;
S3、最后通过PCIE/SATA切换线路开关3进行信号选通，PCIE/SATA切换线路开关3根据S2中自动选通信号的电平高低，向M.2连接器4分别传输相应的PCIE或SATA信号，以实现信号的选通。S3. Finally, the signal is strobed through the PCIE/SATA switching line switch 3. The PCIE/SATA switching line switch 3 transmits the corresponding PCIE or SATA signal to the M.2 connector 4 according to the level of the automatic strobe signal in S2. To achieve signal gating.
具体而言，M.2连接器4输出自动选通信号至PCIE/SATA切换线路开关3的切换控制信号端，如图2所示，P3E_PCH_M2_SATA6G_SEL为M.2连接器4输出的自动选通信号，P3E_PCH_M2_SATA6G_R_SEL信号为PCIE/SATA切换线路开关3的切换控制信号，自动选通信号经过MOS电平转换电路进行电平转换后，输出与之电平相反的切换控制信号。如图3所示，PCIE/SATA切换线路开关3采用NXP的CBTL04083ABS芯片，P3E_PCH_M2_SATA6G_R_SEL信号与该芯片的SEL端连接。Specifically, the M.2 connector 4 outputs an automatic strobe signal to the switching control signal end of the PCIE/SATA switching line switch 3. As shown in FIG. 2, P3E_PCH_M2_SATA6G_SEL is an automatic strobe signal output by the M.2 connector 4. The P3E_PCH_M2_SATA6G_R_SEL signal is a switching control signal of the PCIE/SATA switching line switch 3. The automatic strobe signal is level-converted by the MOS level conversion circuit, and then outputs a switching control signal having a reverse level. As shown in FIG. 3, the PCIE/SATA switch line switch 3 uses the NXP CBTL04083ABS chip, and the P3E_PCH_M2_SATA6G_R_SEL signal is connected to the SEL end of the chip.
本实施例中，当M.2连接器4连接PCIE类型的设备时，M.2连接器输出高电平的自动选通信号P3E_PCH_M2_SATA6G_SEL，该信号经过MOS电平转换后，向PCIE/SATA切换线路开关输出低电平的切换控制信号P3E_PCH_M2_SATA6G_R_SEL，进而PCIE/SATA切换线路开关控制PCIE信号通道开通，向M.2连接器传输对应的PCIE信号。反之，当M.2连接器连接的为SATA设备时，自动选通信号为低电平，经过MOS电平转换后，输出高电平的P3E_PCH_M2_SATA6G_R_SEL信号，PCIE/SATA切换线路开关控制SATA信号通道开通，向M.2连接器传输对应的SATA信号。In this embodiment, when the M.2 connector 4 is connected to the PCIE type device, the M.2 connector outputs a high level automatic strobe signal P3E_PCH_M2_SATA6G_SEL, and the signal is switched to the PCIE/SATA line after the MOS level conversion. The switch outputs a low-level switching control signal P3E_PCH_M2_SATA6G_R_SEL, and the PCIE/SATA switching line switch controls the PCIE signal channel to be turned on, and transmits the corresponding PCIE signal to the M.2 connector. Conversely, when the M.2 connector is connected to a SATA device, the auto strobe signal is low. After MOS level conversion, the high level P3E_PCH_M2_SATA6G_R_SEL signal is output, and the PCIE/SATA switching line switch controls the SATA signal channel to be turned on. , the corresponding SATA signal is transmitted to the M.2 connector.
本方法通过PCIE/SATA切换线路开关3的设置，实现了PCIE以及SATA协议的M.2自动识别，可用于支持不同类型的M.2存储介质，实现搭配不同存储控制器的应用，增加了产品应用的灵活性。The method realizes M.2 automatic identification of PCIE and SATA protocols through the setting of PCIE/SATA switching line switch 3. It can be used to support different types of M.2 storage media, realize applications with different storage controllers, and add products. Application flexibility.
本发明还提供一种灵活支持PCIE与SATA协议的M.2自识别的装置，如图 1所示，包括PCIE控制器1、SATA控制器2和M.2连接器4，PCIE控制器1、SATA控制器2与M.2连接器4之间设置有PCIE/SATA切换线路开关3，PCIE控制器1、SATA控制器2的信号输出端分别与PCIE/SATA切换线路开关3的第一信号输入端和第二信号输入端连接，PCIE/SATA切换线路开关3的PCIE/SATA信号输出端与M.2连接器4的信号输入端连接，M.2连接器4还输出自动选通信号到PCIE/SATA切换线路开关3的切换控制信号端，PCIE/SATA切换线路开关根据自动选通信号输出电平的高低向M.2连接器4传输对应的PCIE或SATA信号。The invention also provides a device for flexibly supporting the M.2 self-identification of the PCIE and SATA protocols, as shown in the figure. 1 includes a PCIE controller 1, a SATA controller 2, and an M.2 connector 4, and a PCIE/SATA switch line switch 3 is disposed between the PCIE controller 1, the SATA controller 2, and the M.2 connector 4. The signal output ends of the PCIE controller 1 and the SATA controller 2 are respectively connected to the first signal input end and the second signal input end of the PCIE/SATA switch line switch 3, and the PCIE/SATA signal output end of the PCIE/SATA switch line switch 3 is respectively connected. Connected to the signal input end of the M.2 connector 4, the M.2 connector 4 also outputs an automatic strobe signal to the switching control signal end of the PCIE/SATA switching line switch 3, and the PCIE/SATA switching line switch is based on the automatic strobe signal. The output level is transmitted to the M.2 connector 4 to transmit the corresponding PCIE or SATA signal.
具体如图2所示，自动选通信号经MOS电平转换电路后与PCIE/SATA切换线路开关的切换控制信号连接。P3E_PCH_M2_SATA6G_SEL为M.2连接器4输出的自动选通信号，P3E_PCH_M2_SATA6G_R_SEL信号为PCIE/SATA切换线路开关3的切换控制信号。如图3所示，PCIE/SATA切换线路开关采用CBTL04083ABS芯片，P3E_PCH_M2_SATA6G_R_SEL信号与该芯片的SEL端连接。当M.2连接器连接PCIE类型的设备时，其输出高电平的自动选通信号，经过MOS电平转换后，向PCIE/SATA切换线路开关输出低电平的切换控制信号，进而PCIE/SATA切换线路开关控制PCIE信号通道开通，向M.2连接器传输对应的PCIE信号。反之，向M.2连接器传输对应的SATA信号。Specifically, as shown in FIG. 2, the automatic strobe signal is connected to the switching control signal of the PCIE/SATA switching line switch via the MOS level conversion circuit. P3E_PCH_M2_SATA6G_SEL is the automatic strobe signal output by the M.2 connector 4, and the P3E_PCH_M2_SATA6G_R_SEL signal is the switching control signal of the PCIE/SATA switching line switch 3. As shown in FIG. 3, the PCIE/SATA switching line switch uses a CBTL04083ABS chip, and the P3E_PCH_M2_SATA6G_R_SEL signal is connected to the SEL end of the chip. When the M.2 connector is connected to a PCIE type device, it outputs a high-level automatic strobe signal. After MOS level conversion, it outputs a low-level switching control signal to the PCIE/SATA switching line switch, and then PCIE/ The SATA switch line switch controls the PCIE signal channel to be turned on, and transmits the corresponding PCIE signal to the M.2 connector. Conversely, the corresponding SATA signal is transmitted to the M.2 connector.
以上所述仅为本发明的较佳实施例而已，并不用以限定本发明，对于本技术领域的技术人员来说，在不脱离本发明原理的前提下所作的任何修改、改进和等同替换等，均包含在本发明的保护范围内。 The above is only the preferred embodiment of the present invention, and is not intended to limit the present invention, and any modifications, improvements, and equivalents may be made by those skilled in the art without departing from the principles of the invention. All are included in the scope of protection of the present invention.

Claims (7)

  1. 一种灵活支持PCIE与SATA协议的M.2自识别的设计方法，包括PCIE控制器、SATA控制器和M.2连接器，其特征在于，所述方法包括：A design method for flexibly supporting the M.2 self-identification of the PCIE and SATA protocols, including a PCIE controller, a SATA controller, and an M.2 connector, wherein the method includes:
    S1、设置PCIE/SATA切换线路开关，将所述PCIE控制器、SATA控制器的信号输出端分别与PCIE/SATA切换线路开关的信号输入端连接，PCIE/SATA切换线路开关的信号输出端与M.2连接器的信号输入端连接；S1. Set a PCIE/SATA switching line switch, and connect the signal output ends of the PCIE controller and the SATA controller to the signal input end of the PCIE/SATA switching line switch respectively, and the signal output end of the PCIE/SATA switching line switch and the M .2 connector signal input connection;
    S2、然后设置M.2连接器输出自动选通信号至PCIE/SATA切换线路开关，自动选通信号根据M.2连接器的设备类型，输出对应的高电平或低电平；S2, then set the M.2 connector to output the automatic strobe signal to the PCIE/SATA switching line switch, and the automatic strobe signal outputs a corresponding high level or low level according to the device type of the M.2 connector;
    S3、最后通过PCIE/SATA切换线路开关进行信号选通，PCIE/SATA切换线路开关根据S2中自动选通信号的电平高低，向M.2连接器分别传输相应的PCIE或SATA信号，以实现信号的选通。S3. Finally, the signal is strobed through the PCIE/SATA switching line switch. The PCIE/SATA switching line switch transmits the corresponding PCIE or SATA signal to the M.2 connector according to the level of the automatic strobe signal in S2. Signal gating.
  2. 根据权利要求1所述的一种灵活支持PCIE与SATA协议的M.2自识别的设计方法，其特征在于，在S3中，当自动选通信号输出为高电平时，PCIE/SATA切换线路开关向M.2连接器输出PCIE信号，反之向M.2连接器输出SATA信号。The M.2 self-identification design method for flexibly supporting PCIE and SATA protocols according to claim 1, wherein in S3, when the automatic strobe signal output is high level, the PCIE/SATA switching line switch The PCIE signal is output to the M.2 connector, and the SATA signal is output to the M.2 connector.
  3. 根据权利要求1所述的一种灵活支持PCIE与SATA协议的M.2自识别的设计方法，其特征在于，在S3中，当自动选通信号输出为低电平时，PCIE/SATA切换线路开关向M.2连接器输出PCIE信号，反之向M.2连接器输出SATA信号。The M.2 self-identification design method for flexibly supporting the PCIE and SATA protocols according to claim 1, wherein in the S3, when the automatic strobe signal output is low, the PCIE/SATA switching line switch The PCIE signal is output to the M.2 connector, and the SATA signal is output to the M.2 connector.
  4. 根据权利要求1所述的一种灵活支持PCIE与SATA协议的M.2自识别的设计方法，其特征在于，所述PCIE/SATA切换线路开关采用NXP的CBTL04083ABS芯片。The M.2 self-identification design method for flexibly supporting the PCIE and SATA protocols according to claim 1, wherein the PCIE/SATA switching line switch adopts the NXP CBTL04083ABS chip.
  5. 一种灵活支持PCIE与SATA协议的M.2自识别的装置，其特征在于：包括PCIE控制器、SATA控制器和M.2连接器，PCIE控制器、SATA控制器的 输出端设有PCIE/SATA切换线路开关，所述PCIE控制器的信号输出端与PCIE/SATA切换线路开关的第一信号输入端连接，SATA控制器的信号输出端与PCIE/SATA切换线路开关的第二信号输入端连接，PCIE/SATA切换线路开关的信号输出端与M.2连接器的信号输入端连接，所述M.2连接器输出自动选通信号至PCIE/SATA切换线路开关。An M.2 self-identifying device that flexibly supports PCIE and SATA protocols, and is characterized by including a PCIE controller, a SATA controller, and an M.2 connector, a PCIE controller, and a SATA controller. The output end is provided with a PCIE/SATA switching line switch, and the signal output end of the PCIE controller is connected with the first signal input end of the PCIE/SATA switching line switch, and the signal output end of the SATA controller and the PCIE/SATA switching line switch are The second signal input terminal is connected, and the signal output end of the PCIE/SATA switch line switch is connected to the signal input end of the M.2 connector, and the M.2 connector outputs an automatic strobe signal to the PCIE/SATA switch line switch.
  6. 根据权利要求5所述的一种灵活支持PCIE与SATA协议的M.2自识别的装置，其特征在于：所述自动选通信号根据M.2连接器的设备类型输出对应的高电平或低电平，自动选通信号经MOS电平转换电路后与PCIE/SATA切换线路开关连接。The M.2 self-identification device capable of flexibly supporting the PCIE and SATA protocols according to claim 5, wherein the automatic strobe signal outputs a corresponding high level according to the device type of the M.2 connector. Low level, the auto strobe signal is connected to the PCIE/SATA switching line switch via the MOS level conversion circuit.
  7. 根据权利要求6所述的一种灵活支持PCIE与SATA协议的M.2自识别的装置，其特征在于：所述PCIE/SATA切换线路开关采用NXP的CBTL04083ABS芯片，PCIE/SATA切换线路开关根据自动选通信号的电平高低向M.2连接器传输对应的PCIE或SATA信号。 The M.2 self-identifying device capable of flexibly supporting the PCIE and SATA protocols according to claim 6, wherein the PCIE/SATA switching line switch adopts the NXP CBTL04083ABS chip, and the PCIE/SATA switching line switch is automatically activated. The level of the strobe signal transmits the corresponding PCIE or SATA signal to the M.2 connector.
PCT/CN2017/113866 2017-06-20 2017-11-30 Design method and apparatus for self-recognition of m.2 capable of flexibly supporting pcie and sata protocols WO2018233222A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710471297.3A CN107291649A (en) 2017-06-20 2017-06-20 The design method and device of a kind of flexible support PCIE and SATA agreements M.2 self-identifying
CN201710471297.3 2017-06-20

Publications (1)

Publication Number Publication Date
WO2018233222A1 true WO2018233222A1 (en) 2018-12-27

Family

ID=60097251

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/113866 WO2018233222A1 (en) 2017-06-20 2017-11-30 Design method and apparatus for self-recognition of m.2 capable of flexibly supporting pcie and sata protocols

Country Status (2)

Country Link
CN (1) CN107291649A (en)
WO (1) WO2018233222A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113341295A (en) * 2021-05-08 2021-09-03 山东英信计算机技术有限公司 Test fixture and test system
US11150842B1 (en) 2020-04-20 2021-10-19 Western Digital Technologies, Inc. Dynamic memory controller and method for use therewith
WO2021262255A1 (en) * 2020-06-24 2021-12-30 Western Digital Technologies, Inc. Dual-interface storage system and method for use therewith
US11442665B2 (en) 2020-12-04 2022-09-13 Western Digital Technologies, Inc. Storage system and method for dynamic selection of a host interface

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107291649A (en) * 2017-06-20 2017-10-24 郑州云海信息技术有限公司 The design method and device of a kind of flexible support PCIE and SATA agreements M.2 self-identifying
CN110554990A (en) * 2018-06-01 2019-12-10 鸿富锦精密工业(武汉)有限公司 Mainboard circuit compatible with PCIE and SATA circuits
CN109240953A (en) * 2018-09-20 2019-01-18 郑州云海信息技术有限公司 A kind of method, pinboard and the system of adaptive switching hard disk
CN109376105A (en) * 2018-11-09 2019-02-22 加弘科技咨询(上海)有限公司 M.2 interface module, device and the control method of compatible multiple interfaces agreement
CN109800199B (en) * 2019-01-23 2022-03-22 郑州云海信息技术有限公司 Method and device for expanding SATA hard disk based on M.2 connector
TWI768355B (en) * 2020-05-28 2022-06-21 瑞昱半導體股份有限公司 Interface connection device, system and method thereof
CN112559408B (en) * 2020-12-03 2022-03-22 山东云海国创云计算装备产业创新中心有限公司 Mainboard and signal switching system thereof
CN113076270A (en) * 2021-04-01 2021-07-06 浪潮电子信息产业股份有限公司 Protocol configuration device and method of IO interface and related components
CN116701005A (en) * 2022-02-28 2023-09-05 华为技术有限公司 Port management method based on connector and related equipment
CN115048327B (en) * 2022-06-14 2024-03-22 中国电子科技集团公司第五十八研究所 Bridge chip for converting PCIE into SATA

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN203224819U (en) * 2013-04-08 2013-10-02 深圳市祈飞科技有限公司 Mainboard
CN104516802A (en) * 2015-01-08 2015-04-15 浪潮(北京)电子信息产业有限公司 Method and system for indicating statuses of different types of hard disks
CN106169301A (en) * 2016-06-30 2016-11-30 联想(北京)有限公司 A kind of disk module and disk place system
US9552316B2 (en) * 2014-03-29 2017-01-24 Intel Corporation Techniques for adaptive interface support
CN206058061U (en) * 2016-08-11 2017-03-29 北京飞杰信息技术有限公司 The adapter and computer apparatus of logic compatible non-volatile memory standard solid state hard disk
CN107291649A (en) * 2017-06-20 2017-10-24 郑州云海信息技术有限公司 The design method and device of a kind of flexible support PCIE and SATA agreements M.2 self-identifying

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201945991U (en) * 2011-01-28 2011-08-24 联想(北京)有限公司 Electronic device and interface detection device
EP2817719A4 (en) * 2012-02-22 2015-09-02 Hewlett Packard Development Co Multiplexer for signals according to different protocols
CN205176831U (en) * 2015-11-02 2016-04-20 深圳华北工控股份有限公司 Automatic SATA storage facilities listens switching circuit
CN106709379B (en) * 2015-11-16 2020-09-25 宇瞻科技股份有限公司 PCIe network bridge conversion device and method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN203224819U (en) * 2013-04-08 2013-10-02 深圳市祈飞科技有限公司 Mainboard
US9552316B2 (en) * 2014-03-29 2017-01-24 Intel Corporation Techniques for adaptive interface support
CN104516802A (en) * 2015-01-08 2015-04-15 浪潮(北京)电子信息产业有限公司 Method and system for indicating statuses of different types of hard disks
CN106169301A (en) * 2016-06-30 2016-11-30 联想(北京)有限公司 A kind of disk module and disk place system
CN206058061U (en) * 2016-08-11 2017-03-29 北京飞杰信息技术有限公司 The adapter and computer apparatus of logic compatible non-volatile memory standard solid state hard disk
CN107291649A (en) * 2017-06-20 2017-10-24 郑州云海信息技术有限公司 The design method and device of a kind of flexible support PCIE and SATA agreements M.2 self-identifying

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11150842B1 (en) 2020-04-20 2021-10-19 Western Digital Technologies, Inc. Dynamic memory controller and method for use therewith
WO2021262255A1 (en) * 2020-06-24 2021-12-30 Western Digital Technologies, Inc. Dual-interface storage system and method for use therewith
US11281399B2 (en) 2020-06-24 2022-03-22 Western Digital Technologies, Inc. Dual-interface storage system and method for use therewith
US11442665B2 (en) 2020-12-04 2022-09-13 Western Digital Technologies, Inc. Storage system and method for dynamic selection of a host interface
CN113341295A (en) * 2021-05-08 2021-09-03 山东英信计算机技术有限公司 Test fixture and test system
CN113341295B (en) * 2021-05-08 2023-08-18 山东英信计算机技术有限公司 Test jig and test system

Also Published As

Publication number Publication date
CN107291649A (en) 2017-10-24

Similar Documents

Publication Publication Date Title
WO2018233222A1 (en) Design method and apparatus for self-recognition of m.2 capable of flexibly supporting pcie and sata protocols
US9355057B2 (en) Universal serial bus repeater
US10565153B2 (en) Auto detection and adaptive configuration of HDMI ports
US20210109878A1 (en) Adapter, terminal device and adapter system
CN108459982B (en) Communication equipment and switching method of USB and serial port
US8909820B2 (en) Data transmission methods and hub devices utilizing the same
US10095652B2 (en) Host configured multi serial interface device
CN107391419B (en) Support general sequence busbar concentrator of many host computers and automobile-used host computer
US8332557B2 (en) System, apparatus, and method for broadcasting USB data streams
US10579569B2 (en) Universal serial bus type-C interface circuit and pin bypass method thereof
TW201642535A (en) Universal serial bus (USB) hub for connecting different port types and method thereof
US20180113828A1 (en) Usb connections
WO2017128905A1 (en) Communication system using single host and multiple ring topology most networks
WO2016082522A1 (en) Management path determination method and device
KR20120118413A (en) Interface device and wiring board
US20180026917A1 (en) Ethernet auto-negotiation with parallel detect for 10g dac or other non-auto-negotiated modes
CN101557379A (en) Link reconfiguration method for PCIE interface and device thereof
US10931601B2 (en) Method and apparatus for conditional broadcasting of network configuration data
CN204314873U (en) A kind of I2C buffer circuit and I2C bus system
CN201039353Y (en) Selection recognition circuit for multi-channel signal source interface
US20130054730A1 (en) Port circuit for hard disk backplane and server system
US10025601B2 (en) Server capable of supporting and automatically identifying IP hard disk and SATA hard disk
CN103763481A (en) High-definition multimedia signal receiving equipment, source equipment and multimedia system
US20220171452A1 (en) Power state control for multi-channel interfaces
CN210092491U (en) USB Hub with interface blind plugging function

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17914262

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17914262

Country of ref document: EP

Kind code of ref document: A1