WO2018191837A1 - Procédé et dispositif de détection d'effet de dose totale - Google Patents

Procédé et dispositif de détection d'effet de dose totale Download PDF

Info

Publication number
WO2018191837A1
WO2018191837A1 PCT/CN2017/080692 CN2017080692W WO2018191837A1 WO 2018191837 A1 WO2018191837 A1 WO 2018191837A1 CN 2017080692 W CN2017080692 W CN 2017080692W WO 2018191837 A1 WO2018191837 A1 WO 2018191837A1
Authority
WO
WIPO (PCT)
Prior art keywords
tested
chip
total dose
test
irradiation
Prior art date
Application number
PCT/CN2017/080692
Other languages
English (en)
Chinese (zh)
Inventor
邵翠萍
李慧云
Original Assignee
深圳先进技术研究院
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳先进技术研究院 filed Critical 深圳先进技术研究院
Priority to PCT/CN2017/080692 priority Critical patent/WO2018191837A1/fr
Publication of WO2018191837A1 publication Critical patent/WO2018191837A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer

Definitions

  • the invention belongs to the field of electronic information technology, and in particular relates to a method and a device for detecting total dose effects.
  • the radiation particles in the space radiation environment will have a serious impact on the spacecraft's electronic system, causing various radiation effects.
  • the radiation effects that have the greatest impact on the semiconductor are the total dose effect and the single-particle effect.
  • the total dose effect of the integrated circuit is currently In the space electronics field, the key and difficult problems in the study of irradiation effects, the total dose effect will lead to the drift of the threshold voltage of a single MOS device, and also lead to the circuit speed reduction, electrical parameter drift, power consumption increase and even functional failure of the integrated circuit.
  • the reliability test method based on total dose effect is mainly based on simulated radiation source for ground test. In-situ test and shift test can be used in the test. For some devices or under certain conditions, annealing test is also required.
  • the test of dose effect the changes of electrical parameters and circuit function parameters under certain radiation doses are mainly monitored statistically, and the mechanism of total dose effect of circuits or devices is analyzed according to parameter changes. In the large-scale integrated circuit, limited by the chip test port, this way can not observe the state of each logic unit inside the chip, can not accurately find the critical condition of the circuit function failure, and can not locate the distribution of the failed logic unit, so It is impossible to conduct an accurate and efficient study of the logic unit failure mechanism.
  • the total dose effect is a major threat to security for chips used for cryptographic security.
  • the total dose effect can be used as an important attack method for error injection attacks.
  • the accumulation of radiation dose may cause errors in the encryption and decryption operations of the cryptographic circuit, causing leakage of password information. Therefore, it is very important to study the total dose effect of the security chip. urgent.
  • the current research on the total dose effect is more concerned with the reliability of the circuit, and does not conduct in-depth research on the security of the cryptographic circuit.
  • the unified test analysis method only evaluates the statistical performance of the overall circuit. It does not test the logic unit that is sensitive to the total dose radiation in the circuit, and can not locate these sensitive units, so it cannot guide the reliability and safety design of the chip. .
  • the object of the present invention is to provide a method and a device for detecting the total dose effect, which aims to solve the problem that the state of each logic unit inside the chip after the total dose irradiation cannot be observed due to the prior art, and the in-chip pair can not be located.
  • the invention provides a method of detecting a total dose effect, the method comprising the steps of:
  • the present invention provides a total dose effect detecting device, the device comprising:
  • circuit design module for testability design of circuits in the chip to be tested
  • a matrix generating module configured to construct an original signal of the total dose effect of the chip to be tested, and generate an observation matrix of the original signal
  • a vector set generation module configured to generate a corresponding test vector set according to the row vector in the observation matrix
  • An irradiation test module is configured to perform total dose irradiation on a preset number of the chips to be tested, and test the corresponding chips to be tested after irradiation by using all test vector sets to determine the to-be-tested after the irradiation Whether the chip is wrong;
  • a sensitive output module configured to generate a compressed sensing equation according to the test result of the test vector set and the observation matrix when determining the error of the chip to be tested after the irradiation, according to the compressed sensing equation and the preset
  • the signal reconstruction algorithm generates and outputs a distribution of sensitive logic units of the total dose effect inside the chip to be tested.
  • the measurable design of the circuit in the chip to be tested is the original signal of the total dose effect of the chip structure after the measurability design, and according to the compressed sensing theory, the observation matrix of the original signal is generated, and each row of the observation matrix is generated.
  • the test vector set corresponding to the vector and then performing total dose irradiation on a preset number of identical chips to be tested simultaneously, and testing the corresponding chip to be tested after the irradiation by all the test vector sets, and determining the chip to be tested according to the test result Whether there is an error under irradiation, when an error occurs, according to all the test results and the observation matrix, a compression sensing equation for generating a total dose effect reconstruction signal of the chip to be tested is constructed, and the total internal dose of the chip to be tested can be generated according to the reconstructed signal.
  • FIG. 1 is a flowchart showing an implementation of a method for detecting a total dose effect according to Embodiment 1 of the present invention
  • FIG. 2 is a distribution diagram of a sensitive logic unit of a total dose effect inside a chip to be tested according to Embodiment 1 of the present invention
  • FIG. 3 is a relationship diagram of redundancy ratio and reconstruction accuracy in a process of distributing a sensitive logic unit for generating a total dose effect of a chip to be tested according to Embodiment 1 of the present invention
  • FIG. 4 is a flowchart showing an implementation of a method for detecting a total dose effect according to Embodiment 2 of the present invention
  • FIG. 5 is a schematic structural view of a total dose effect detecting device according to Embodiment 3 of the present invention.
  • FIG. 6 is a schematic structural view of a detecting device for total dose effect according to Embodiment 4 of the present invention.
  • Embodiment 1 is a diagrammatic representation of Embodiment 1:
  • FIG. 1 is a flowchart showing an implementation process of a method for detecting a total dose effect according to Embodiment 1 of the present invention. For convenience of description, only parts related to the embodiment of the present invention are shown, which are described in detail as follows:
  • step S101 the circuit in the chip to be tested is designed for testability.
  • Embodiments of the present invention are applicable to systems or platforms for the distribution of sensitive logic cells that test the total dose effect within the chip.
  • Testability design of the circuit in the chip to be tested using the controllability and observability of the testability design to pass the internal state of the chip under test under the total dose irradiation through the test result corresponding to the test vector set of the subsequent construction Reacted.
  • the number of scan chains may be determined according to the scale of the circuit in the chip to be tested, and then the testable design tool (for example, DFT Compiler) is used to insert the registers in the circuit into the scan chain by full scan.
  • DFT Compiler DFT Compiler
  • step S102 an original signal of the total dose effect of the chip to be tested is constructed, and an observation matrix of the original signal is generated.
  • the original signal of the total dose effect of the chip to be tested may be constructed according to the sensitivity state of the logic unit to the total dose effect in the chip to be tested, and the sensitivity state of the total internal dose of the chip to be tested may be determined according to the chip to be tested.
  • the properties of the internal logic unit are determined.
  • x i represents that the logic unit R i in the chip to be tested is under the total dose effect irradiation Reliable or sensitive
  • x i 0
  • the logic unit R i can be considered to have reliability under total dose effect irradiation
  • N is the total number of logical units in the chip to be tested.
  • the number or distribution of the sensitive logic units in the circuit is sparse compared with all the logic units in the circuit, and the original signal is considered to be sparse, so the step of sparsely transforming the original signal in the compressed sensing is omitted.
  • the sparse basis matrix of the original signal is an identity matrix.
  • the observation matrix of the original signal is constructed, and according to the compressed sensing theory, it can be known that the constraint equidistance or incoherence should be satisfied between the observation matrix and the sparse basis matrix, since any given matrix is combined with a random matrix. It has great incoherence and often uses a random matrix as the observation matrix.
  • the original signal is a 0-1 distributed discrete signal
  • the test result is the number of logical units that are internally erroneous after the total dose of the chip to be tested is an integer greater than or equal to 0, and the observation matrix is used to represent the chip to be tested. Whether the corresponding logical unit is measured, so the observation matrix should be an integer of 0-1 distribution.
  • a Bernoulli random matrix of 0-1 distribution can be set as an observation matrix of the original signal.
  • step S103 a corresponding test vector set is generated according to the row vector in the observation matrix.
  • each row vector in the observation matrix corresponds to one test vector set, and one test vector set can be used to test a chip to be tested.
  • the test vector generation tool in the testability design is used to produce test vectors of all the units to be tested determined by the row vector, and the test vectors constitute a test vector set corresponding to the row vector. In this way, a test vector set corresponding to each row vector in the observation matrix can be generated.
  • step S104 a predetermined number of chips to be tested are subjected to total dose irradiation, and the corresponding chips to be tested after the irradiation are tested by all test vector sets to determine whether the chip to be tested after the irradiation is in error.
  • the time of each total dose effect test is usually more than ten hours, and there are usually hundreds of logic units in the circuit, in order to measure the logic unit in the chip faster and more accurately.
  • the state is monitored, and a preset number of chips identical to the chip to be tested can be placed in a preset total dose radiation environment while performing total dose irradiation.
  • the total dose radiation environment can be simulated radiation source
  • the simulated ray source may be a gamma ray, an electron beam of an electron accelerator, and an X-ray source.
  • the preset number is the number of rows of the observation matrix, and is also the number of test vector sets.
  • the test unit in the test chip is tested by the test vector in each test vector set, and the test result of each test vector set is the logical unit of the error in the corresponding test chip after irradiation.
  • the number therefore, the number of error logic units inside the chip to be tested is obtained while determining whether the chip to be tested after the irradiation is in error.
  • a chip can be irradiated multiple times, each time using a test vector set to test it.
  • step S105 when it is determined that the chip to be tested after the irradiation is in error, a compression sensing equation is generated according to the test result and the observation matrix of all the test vector sets, and the compressed sensing equation and the preset signal reconstruction algorithm are generated and output.
  • a compression sensing equation for generating a total dose effect reconstruction signal of the chip to be tested may be constructed according to the test result and the observation matrix of all test vector sets,
  • the preset signal reconstruction algorithm nonlinearly optimizes the compressed sensing equation to generate a reconstructed signal of the total dose effect of the chip to be tested.
  • the reconstructed signal is the distribution of sensitive logic elements of the total dose effect of the chip to be tested.
  • the compressed sensing equation can be expressed as:
  • FIG. 2 is a distribution of sensitive logic cells for the total dose effect inside the chip to be tested, and the dot in FIG. 2 is a logic unit sensitive to the total dose effect inside the chip to be tested.
  • the convex optimization algorithm with high signal recovery accuracy is used to solve the compressed sensing equation, and the reconstruction precision of the reconstructed signal of the total dose effect of the chip under test is effectively improved.
  • the total dose effect reconstruction signal of the chip to be tested has the best effect, that is, the reconstruction accuracy. highest.
  • the sparsity is the number of 1 in the original signal
  • the abscissa in FIG. 3 is the redundancy ratio
  • the ordinate is the reconstruction accuracy
  • the reconstruction accuracy is the correct data in the reconstructed signal and the total scale of the reconstructed signal.
  • the ratios, curves 1 to 5 in Fig. 3 sequentially indicate the relationship between the redundancy ratio and the reconstruction accuracy when the number of registers to be observed in one test is 200, 100, 50, 25, and 13, respectively.
  • the internal state of the chip under test in the total dose radiation environment is reflected by the test result corresponding to the test vector set of the subsequent configuration through the controllability and observability of the testability design, through the compressed sensing
  • the degree of reliability of the radiation effect and the relationship between the irradiation conditions and the irradiation effect is the degree of reliability of the radiation effect and the relationship between the irradiation conditions and the irradiation effect.
  • Embodiment 2 is a diagrammatic representation of Embodiment 1:
  • FIG. 4 is a flowchart showing an implementation process of a method for detecting a total dose effect according to Embodiment 2 of the present invention, which is described in detail as follows:
  • step S401 the circuit in the chip to be tested is designed for testability.
  • the circuit in the chip to be tested is designed for testability, and the internal state of the chip under test under the total dose irradiation is tested by the subsequent structure by using the controllability and observability of the testability design.
  • the test results corresponding to the vector set are reflected.
  • step S402 an original signal of the total dose effect of the chip to be tested is constructed, and an observation matrix of the original signal is generated.
  • the original signal of the total dose effect of the chip to be tested may be constructed according to the sensitivity state of the logic unit to the total dose effect in the chip to be tested.
  • the observation matrix of the original signal may be a random matrix. Since the original signal is a 0-1 distributed discrete signal in the embodiment of the present invention, the test result is the number of internal logic units after the total dose of the chip to be tested is irradiated. Is an integer greater than or equal to 0.
  • the observation matrix is used to indicate whether the corresponding logical unit in the chip to be tested is the unit to be tested.
  • the measurement matrix should be an integer of 0-1 distribution. Specifically, a Bernoulli random matrix of 0-1 distribution can be set as an observation matrix of the original signal.
  • step S403 a corresponding test vector set is generated according to the row vector in the observation matrix.
  • determining whether the logical unit corresponding to the position is a unit to be tested according to the value of each position in the current row vector of the observation matrix, and using the test vector generation tool in the testability design to produce all the determined by the row vector.
  • Test vectors of the unit to be tested these test vectors constitute a test vector set corresponding to the row vector, and thus, a test vector set corresponding to each row vector in the observation matrix can be generated.
  • step S404 total dose irradiation is performed on a preset number of chips to be tested, and the corresponding chips to be tested after the irradiation are tested through all test vector sets.
  • a preset number of chips identical to the chip to be tested may be placed in a preset total dose radiation environment while performing total dose irradiation, and the test vector pairs in each test vector set are correspondingly tested.
  • the units to be tested in the chip are tested, and the test result of each test vector set is the number of logical units that are erroneous after irradiation in the corresponding chip to be tested.
  • step S405 it is determined whether the chip to be tested after the irradiation is in error.
  • step S406 after testing the unit to be tested in the corresponding chip to be tested by using the test vector in each test vector set, according to the test result, it may be determined whether the chip to be tested after the irradiation is in error, when the chip to be tested is tested.
  • step S407 is performed when the chip to be tested is not erroneous under irradiation.
  • step S406 a compression sensing equation is generated according to the test result and the observation matrix of all test vector sets, and the distribution of sensitive logic elements of the total internal dose effect of the chip to be tested is generated and output according to the compressed sensing equation and the preset signal reconstruction algorithm.
  • a compressed sensing equation of a reconstructed signal for generating a total dose effect of a chip to be tested may be constructed according to test results and an observation matrix of all test vector sets, by a preset signal reconstruction algorithm and a compressed sensing equation. And generating a reconstructed signal of a total dose effect inside the chip to be tested, the reconstructed signal being a sensitive logic unit distribution of the total dose effect inside the chip to be tested.
  • step S407 the irradiation dose of the total dose irradiation is increased.
  • the total dose effect of the chip under test is increased by increasing the radiation dose of the total dose of radiation. After the irradiation dose is increased, the test chip is re-irradiated and tested until the chip to be tested is erroneous after irradiation, that is, a logic unit in which an error occurs.
  • the internal state of the chip under test in the total dose radiation environment is reflected by the test result corresponding to the test vector set of the subsequent configuration through the controllability and observability of the testability design, through the compressed sensing
  • the test results of the theoretical and test vector sets, the distribution of sensitive logic units for generating the total dose effect of the chip under test, thereby efficiently and accurately locating the logic unit sensitive to the total dose irradiation inside the chip to be tested, thereby being able to quickly determine the test to be tested The degree of reliability of the radiation effect of the chip and the relationship between the irradiation conditions and the irradiation effect.
  • Embodiment 3 is a diagrammatic representation of Embodiment 3
  • FIG. 5 shows the structure of a total dose effect detecting device provided by Embodiment 3 of the present invention. For the convenience of description, only parts related to the embodiment of the present invention are shown, including:
  • the circuit design module 51 is configured to perform testability design on the circuit in the chip to be tested.
  • the circuit in the chip to be tested is designed for testability, and the internal state of the chip under test under the total dose irradiation is tested by the subsequent structure by using the controllability and observability of the testability design.
  • the test results corresponding to the vector set are reflected.
  • the matrix generation module 52 is configured to construct an original signal of the total dose effect of the chip to be tested, and generate an observation matrix of the original signal.
  • the original signal of the total dose effect of the chip to be tested may be constructed according to the sensitivity state of the logic unit to the total dose effect in the chip to be tested, and the sensitivity state of the total internal dose of the chip to be tested may be determined according to the chip to be tested.
  • the properties of the internal logic unit are determined.
  • x i represents that the logic unit R i in the chip to be tested is under the total dose effect irradiation Reliable or sensitive
  • N is the total number of logical units in the chip to be tested.
  • the number or distribution of the sensitive logic units in the circuit is sparse compared with all the logic units in the circuit, and the original signal is considered to be sparse, so the step of sparsely transforming the original signal in the compressed sensing is omitted.
  • the sparse basis matrix of the original signal is an identity matrix.
  • the observation matrix of the original signal is constructed, and according to the compressed sensing theory, it can be known that the constraint equidistance or incoherence should be satisfied between the observation matrix and the sparse basis matrix, since any given matrix is combined with a random matrix. It has great incoherence and often uses a random matrix as the observation matrix.
  • the sudden death signal is a 0-1 distributed discrete signal
  • the test result is the number of logical units that are erroneous after the total dose of the chip to be tested is an integer greater than or equal to 0, and the observation matrix is used to represent the corresponding in the chip. Whether the logical unit is measured, so the observation matrix should be an integer of 0-1 distribution.
  • a Bernoulli random matrix of 0-1 distribution can be set as an observation matrix of the original signal.
  • the vector set generation module 53 is configured to generate a corresponding test vector set according to the row vector in the observation matrix.
  • each row vector in the observation matrix corresponds to one test vector set, and one test vector set can be used to test a chip to be tested.
  • the test vector generation tool in the testability design is used to produce test vectors of all the units to be tested determined by the row vector, and the test vectors constitute a test vector set corresponding to the row vector. In this way, a test vector set corresponding to each row vector in the observation matrix can be generated.
  • the irradiation test module 54 is configured to perform total dose irradiation on a preset number of chips to be tested, and test the corresponding chips to be tested after the irradiation by using all test vector sets to determine whether the chip to be tested after the irradiation is in error. .
  • the time of each total dose effect test is usually more than ten hours, There are usually hundreds of logic units in the circuit.
  • a preset number of chips identical to the chip to be tested can be put into the preset total.
  • the dose radiation environment is simultaneously subjected to total dose irradiation.
  • the test unit in the test chip is tested by the test vector in each test vector set, and the test result of each test vector set is the number of logical units in the corresponding chip to be tested after the irradiation, so the antenna is determined.
  • the number of error logic units inside the chip to be tested is obtained while the chip under test is erroneous.
  • a chip can be irradiated multiple times, each time using a test vector set to test it.
  • the sensitive output module 55 is configured to generate a compressed sensing equation according to the test result and the observation matrix of all the test vector sets when determining the error of the chip to be tested after the irradiation, and generate the compressed sensing equation according to the compressed sensing equation and the preset signal reconstruction algorithm. And output the distribution of sensitive logic units of the total dose effect inside the chip to be tested.
  • a compression sensing equation for generating a total dose effect reconstruction signal of the chip to be tested may be constructed according to the test result and the observation matrix of all test vector sets,
  • the preset signal reconstruction algorithm nonlinearly optimizes the compressed sensing equation to generate a reconstructed signal of the total dose effect of the chip to be tested.
  • the reconstructed signal is the distribution of sensitive logic elements of the total dose effect of the chip to be tested.
  • the compressed sensing equation can be expressed as:
  • Y ⁇ X', ie
  • ⁇ the observation matrix
  • X' the reconstructed signal
  • a 11 , a 12 , etc. are the data in the observation matrix.
  • the internal state of the chip under test in the total dose radiation environment is reflected by the test result corresponding to the test vector set of the subsequent configuration through the controllability and observability of the testability design, through the compressed sensing
  • the theoretical and test vector set test results the total internal dose of the chip to be tested is generated.
  • the sensitive logic unit should be distributed to efficiently and accurately locate the logic unit sensitive to the total dose irradiation inside the chip to be tested, and quickly determine the reliability degree of the radiation effect of the chip to be tested and the relationship between the irradiation condition and the irradiation effect. relationship.
  • Embodiment 4 is a diagrammatic representation of Embodiment 4:
  • Embodiment 6 shows the structure of a total dose effect detecting device provided by Embodiment 4 of the present invention, which includes:
  • the circuit design module 61 is configured to perform testability design on the circuit in the chip to be tested.
  • the circuit in the chip to be tested is designed for testability, and the internal state of the chip under test under the total dose irradiation is tested by the subsequent structure by using the controllability and observability of the testability design.
  • the test results corresponding to the vector set are reflected.
  • the matrix generation module 62 is configured to construct an original signal of the total dose effect of the chip to be tested, and generate an observation matrix of the original signal.
  • the original signal of the total dose effect of the chip to be tested may be constructed according to the sensitivity state of the logic unit to the total dose effect in the chip to be tested.
  • the observation matrix of the original signal may be a random matrix. Since the original signal is a 0-1 distributed discrete signal in the embodiment of the present invention, the test result is the number of internal logic units after the total dose of the chip to be tested is irradiated. It is an integer greater than or equal to 0.
  • the observation matrix is used to indicate whether the corresponding logical unit in the chip to be tested is the unit to be tested. Therefore, the observation matrix should be an integer of 0-1 distribution. Specifically, a Bernoulli random matrix of 0-1 distribution can be set as an observation matrix of the original signal.
  • the vector set generation module 63 is configured to generate a corresponding test vector set according to the row vector in the observation matrix.
  • determining whether the logical unit corresponding to the position is a unit to be tested according to the value of each position in the current row vector of the observation matrix, and using the test vector generation tool in the testability design to produce all the determined by the row vector.
  • Test vectors of the unit to be tested these test vectors constitute a test vector set corresponding to the row vector, and thus, a test vector set corresponding to each row vector in the observation matrix can be generated.
  • the irradiation test module 64 is configured to perform total dose irradiation on a preset number of chips to be tested, and pass all The test vector set is tested in the corresponding chip to be tested after the irradiation, and it is determined whether the chip to be tested after the irradiation is in error.
  • a preset number of chips identical to the chip to be tested may be placed in a preset total dose radiation environment while performing total dose irradiation, and the test vector pairs in each test vector set are correspondingly tested.
  • the units to be tested in the chip are tested, and the test result of each test vector set is the number of logical units that are erroneous after irradiation in the corresponding chip to be tested. Therefore, the number of error logic units inside the chip to be tested is obtained while determining whether the chip to be tested after the irradiation is in error.
  • the sensitive output module 65 is configured to generate a compressed sensing equation and a preset signal reconstruction algorithm according to the test result and the observation matrix of all the test vector sets when determining the error of the chip to be tested after the irradiation, and generate and output the chip to be tested. Distribution of sensitive logic units for internal total dose effects.
  • the compressed sensing equation when the chip to be tested is in error under irradiation, can be constructed according to the test result and the observation matrix of all test vector sets, and the preset signal reconstruction algorithm and the compressed sensing equation are generated.
  • the reconstructed signal of the total dose effect inside the chip is measured, and the reconstructed signal is a distribution of sensitive logic units of the total dose effect inside the chip to be tested.
  • the dose increasing module 66 is configured to increase the irradiation dose of the total dose irradiation when it is determined that the chip to be tested after the irradiation is not faulty.
  • the total dose effect is increased by increasing the irradiation dose of the total dose irradiation.
  • the chip to be tested is irradiated and tested again by the irradiation test module 64 until the chip to be tested is erroneous after irradiation, that is, a logic unit in which an error occurs in the chip to be tested.
  • the matrix generation module 62 includes an original signal construction module 621 and an observation matrix setup module 622, wherein:
  • the original signal construction module 621 is configured to construct an original signal according to whether the logic unit in the chip to be tested is sensitive to the total dose effect;
  • the observation matrix setting module 622 is configured to set the preset Bernoulli random matrix as the observation matrix of the original signal.
  • the vector set generation module 63 includes a test vector generation module 631 and a test vector set generation Module 632, wherein:
  • test vector generation module 631 configured to sequentially determine, according to each row vector in the observation matrix, a unit to be tested in a logic unit inside the chip to be tested, and generate a test vector of the unit to be tested;
  • the test vector set generation module 632 is configured to form test vectors of all the units to be tested in the chip to be tested into a test vector set, and each row vector corresponds to one test vector set.
  • the irradiation test module 64 includes an irradiation module 641 and a test module 642, wherein:
  • An irradiation module 641, configured to irradiate a preset number of chips to be tested in a preset total dose radiation environment
  • the test module 642 is configured to test, by using each test vector set, the corresponding chip to be tested after the irradiation, determine whether the chip to be tested after the irradiation is in error, and obtain an error logic unit of the chip to be tested after each irradiation. number.
  • the internal state of the chip under test in the total dose radiation environment is reflected by the test result corresponding to the test vector set of the subsequent configuration through the controllability and observability of the testability design, through the compressed sensing
  • the degree of reliability of the radiation effect and the relationship between the irradiation conditions and the irradiation effect is the degree of reliability of the radiation effect and the relationship between the irradiation conditions and the irradiation effect.
  • each unit of the total dose effect detecting device may be implemented by a corresponding hardware or software unit, and each unit may be an independent software and hardware unit, or may be integrated into a soft and hardware unit. Limit the invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

La présente invention est applicable au domaine technique des informations électroniques. L'invention concerne un procédé et un dispositif de détection d'un effet de dose totale. Le procédé comprend : la conduite d'une conception pour la testabilité sur un circuit dans une puce à tester ; la construction d'un signal original de l'effet de dose totale de la puce à tester pour générer une matrice d'observation du signal original et un ensemble de vecteurs de test correspondant à un vecteur de ligne dans la matrice d'observation ; la conduite d'une irradiation de dose totale sur un nombre prédéfini de puces à tester, et le test d'une puce irradiée correspondante à tester au moyen de tous les ensembles de vecteurs de test pour déterminer si une erreur se produit dans la puce irradiée à tester ; et lorsqu'une erreur se produit, la génération d'une équation de détection compressée en fonction de tous les résultats de test et de la matrice d'observation, et la génération de la distribution d'unités logiques sensibles à l'effet de dose totale à l'intérieur de la puce à tester au moyen d'un algorithme de reconstruction de signal prédéfini et de l'équation de détection compressée. Ainsi, conjointement avec la conception pour la testabilité et la théorie de détection compressée, l'état de chaque unité logique à l'intérieur de la puce à tester après que l'irradiation de dose totale ait été observée, et une unité logique sensible à l'effet de dose totale à l'intérieur de la puce à tester est positionnée de façon efficace et précise.
PCT/CN2017/080692 2017-04-17 2017-04-17 Procédé et dispositif de détection d'effet de dose totale WO2018191837A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2017/080692 WO2018191837A1 (fr) 2017-04-17 2017-04-17 Procédé et dispositif de détection d'effet de dose totale

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2017/080692 WO2018191837A1 (fr) 2017-04-17 2017-04-17 Procédé et dispositif de détection d'effet de dose totale

Publications (1)

Publication Number Publication Date
WO2018191837A1 true WO2018191837A1 (fr) 2018-10-25

Family

ID=63855451

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/080692 WO2018191837A1 (fr) 2017-04-17 2017-04-17 Procédé et dispositif de détection d'effet de dose totale

Country Status (1)

Country Link
WO (1) WO2018191837A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101413988A (zh) * 2008-11-06 2009-04-22 信息产业部电子第五研究所 一种基于低能x射线的mcm/hic电路总剂量辐照试验方法
CN204694818U (zh) * 2015-06-10 2015-10-07 中国航天科技集团公司第九研究院第七七一研究所 一种系统级封装模块总剂量效应偏置与检测装置
CN105070669A (zh) * 2015-07-14 2015-11-18 西北核技术研究所 逻辑门电路及cmos数字电路总剂量效应敏感性的分析方法
CN107144776A (zh) * 2017-04-17 2017-09-08 深圳先进技术研究院 一种总剂量效应的探测方法及装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101413988A (zh) * 2008-11-06 2009-04-22 信息产业部电子第五研究所 一种基于低能x射线的mcm/hic电路总剂量辐照试验方法
CN204694818U (zh) * 2015-06-10 2015-10-07 中国航天科技集团公司第九研究院第七七一研究所 一种系统级封装模块总剂量效应偏置与检测装置
CN105070669A (zh) * 2015-07-14 2015-11-18 西北核技术研究所 逻辑门电路及cmos数字电路总剂量效应敏感性的分析方法
CN107144776A (zh) * 2017-04-17 2017-09-08 深圳先进技术研究院 一种总剂量效应的探测方法及装置

Similar Documents

Publication Publication Date Title
WO2018000495A1 (fr) Procédé et dispositif de détection d'effet d'une particule isolée de puce
Warren et al. Heavy ion testing and single event upset rate prediction considerations for a DICE flip-flop
Li et al. A survey of hardware trojan detection, diagnosis and prevention
CN110988969A (zh) 大气中子辐射试验方法、系统和装置
CN107144776B (zh) 一种总剂量效应的探测方法及装置
US20170168112A1 (en) Method for enhanced semiconductor product diagnostic fail signature detection
WO2022150177A1 (fr) Procédés et systèmes de test d'injection de défaut de perturbation par une particule isolée
Scialdone et al. FPGA qualification and failure rate estimation methodology for LHC environments using benchmarks test circuits
Shamsa et al. Defect Mechanisms Responsible for Silent Data Errors
Mingfu et al. Monte Carlo based test pattern generation for hardware Trojan detection
Yang et al. Side-channel analysis for hardware Trojan detection using machine learning
WO2018191837A1 (fr) Procédé et dispositif de détection d'effet de dose totale
Maillard et al. Single-Event Evaluation of Xilinx 16nm UltraScale+™ Single Event Mitigation IP
Carriero et al. Linda in heterogeneous computing environments
Jeong et al. A Survey of fault-injection methodologies for soft error rate modeling in systems-on-chips
JP7181566B2 (ja) 核反応検出装置及び方法並びにプログラム
Shao et al. Identifying Single-Event Transient Location Based on Compressed Sensing
Yao et al. A SEU test and simulation method for Zynq BRAM and flip-flops
Guibbaud et al. New combined approach for the evaluation of the soft-errors of complex ICs
Li et al. Detecting fault injection attacks based on compressed sensing and integer linear programming
Du et al. Analysis of sensitive blocks of soft errors in the Xilinx Zynq-7000 System-on-Chip
Lee et al. Enhanced Soft Error Rate Estimation Technique for Aerospace Electronics Safety Design via Emulation Fault Injection
Shao et al. Detection of security vulnerabilities in cryptographic ICs against fault injection attacks based on compressed sensing and basis pursuit
Quinn et al. The use of benchmarks for high-reliability systems
Lee et al. Wafer-Level Failure Analysis Process Flow

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17906463

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17906463

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 26.08.2020)

122 Ep: pct application non-entry in european phase

Ref document number: 17906463

Country of ref document: EP

Kind code of ref document: A1