WO2018123813A1 - Display device integrated with touch panel - Google Patents

Display device integrated with touch panel Download PDF

Info

Publication number
WO2018123813A1
WO2018123813A1 PCT/JP2017/045946 JP2017045946W WO2018123813A1 WO 2018123813 A1 WO2018123813 A1 WO 2018123813A1 JP 2017045946 W JP2017045946 W JP 2017045946W WO 2018123813 A1 WO2018123813 A1 WO 2018123813A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal lines
display device
common electrode
touch panel
wiring
Prior art date
Application number
PCT/JP2017/045946
Other languages
French (fr)
Japanese (ja)
Inventor
一順 光本
冨永 真克
Original Assignee
シャープ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シャープ株式会社 filed Critical シャープ株式会社
Publication of WO2018123813A1 publication Critical patent/WO2018123813A1/en

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means

Definitions

  • the present invention relates to a touch panel integrated display device.
  • a display device with a touch panel provided with a touch sensor mechanism for detecting a touch position of a user's finger or pen has been widely used.
  • a so-called in-cell touch panel integrated display device in which a touch sensor mechanism is provided in a display panel is known (see, for example, Patent Document 1 below).
  • a structure in which all the components of the touch sensor mechanism are provided inside the display panel is called a full-in-cell type.
  • the electrodes in the display panel are used as touch sensor electrodes.
  • a common electrode for supplying a common voltage to the pixels of the liquid crystal display panel can be divided into a plurality of parts and used as touch sensor electrodes.
  • FIG. 12 is a plan view showing a schematic configuration of a conventional full-in-cell touch panel integrated display device.
  • a plurality of touch sensor electrodes 901 are formed by dividing a common electrode for supplying a common voltage to pixels.
  • a sensor line 902 (902a to 902d) is connected to each of the touch sensor electrodes 901.
  • the sensor line 902 is connected to the controller 903 outside the display area.
  • the controller 903 supplies a common voltage for driving the pixel to the touch sensor electrode 901 via the sensor line 902 during the display period of the pixel.
  • the touch sensor electrode 901 functions as a counter electrode (also referred to as a common electrode) that generates an electric field for driving the liquid crystal so as to face the pixel electrode during a pixel display period.
  • a touch drive signal for causing the touch sensor electrode 901 to perform a sensing operation is supplied to the touch sensor electrode 901 via the sensor line 902.
  • the present invention reduces the difference in wiring resistance between signal lines that supply signals to the counter electrode (common electrode), thereby making the auxiliary capacitance in the display area uniform and causing inconvenience such as display unevenness.
  • the purpose is to eliminate.
  • a touch panel integrated display device disclosed below is: An active matrix substrate; A counter substrate facing the active matrix substrate; A liquid crystal layer sandwiched between the active matrix substrate and the counter substrate; A plurality of pixel electrodes formed on the active matrix substrate; A plurality of common electrodes formed on the active matrix substrate and forming capacitances with the plurality of pixel electrodes; A controller disposed on the active matrix substrate and generating a control signal for the plurality of common electrodes; A plurality of signal lines connecting the controller and each of the plurality of common electrodes, Among the plurality of signal lines, at least a part of the signal lines connected to the common electrode other than the common electrode farthest from the controller has a folded portion in the region where the common electrode is formed.
  • the auxiliary capacitance in the display area can be made uniform, and problems such as display unevenness can be eliminated. it can.
  • FIG. 1 is a cross-sectional view of a display device with a touch panel according to the first embodiment.
  • FIG. 2 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate.
  • FIG. 3 is an enlarged view of a part of the active matrix substrate.
  • FIG. 4 is a plan view showing the positional relationship between signal lines and gate and source lines.
  • FIG. 5 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the second embodiment.
  • FIG. 6 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the third embodiment.
  • FIG. 1 is a cross-sectional view of a display device with a touch panel according to the first embodiment.
  • FIG. 2 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate.
  • FIG. 3 is an enlarged view
  • FIG. 7 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the first modification.
  • FIG. 8 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the second modification.
  • FIG. 9 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the third modification.
  • FIG. 10 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the fourth modification.
  • FIG. 8 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the second modification.
  • FIG. 9 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the third modification.
  • FIG. 11 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on an active matrix substrate in a touch panel integrated display device according to Modification 5.
  • FIG. 12 is a schematic diagram showing the arrangement of common electrodes and signal lines in a conventional touch panel integrated display device.
  • the touch panel integrated display device is: An active matrix substrate; A counter substrate facing the active matrix substrate; A liquid crystal layer sandwiched between the active matrix substrate and the counter substrate; A plurality of pixel electrodes formed on the active matrix substrate; A plurality of common electrodes formed on the active matrix substrate and forming capacitances with the plurality of pixel electrodes; A controller disposed on the active matrix substrate and generating a control signal for the plurality of common electrodes; A plurality of signal lines connecting the controller and each of the plurality of common electrodes, Among the plurality of signal lines, at least a part of the signal lines connected to the common electrode other than the common electrode farthest from the controller has a folded portion in the region where the common electrode is formed.
  • the signal lines connected to the common electrode other than the common electrode farthest from the controller among the plurality of signal lines has a folded portion in a region where the common electrode is formed. .
  • the wiring length of the signal line is increased by the folded portion, so that the difference in wiring resistance with the signal line connected to the common electrode farthest from the controller is reduced. .
  • the difference in the supply voltage to the common electrode due to the difference in the wiring resistance of the signal line is alleviated, the auxiliary capacitance in the display area can be made uniform, and inconveniences such as display unevenness can be eliminated.
  • the touch panel integrated display device includes the first configuration,
  • the active matrix substrate further includes a gate wiring and a source wiring,
  • the folded portion is disposed so as to overlap with at least one of the gate wiring and the source wiring in a plan view.
  • the folded portion of the signal line is arranged so as to overlap at least one of the gate wiring and the source wiring in plan view, thereby suppressing the influence of the folded portion on the transmittance of the pixel. it can.
  • the touch panel integrated display device is the first or second configuration
  • the plurality of signal lines have substantially the same wiring resistance between the connection terminal with the controller and the contact with the common electrode.
  • the folded portion is formed in the signal line so that the wiring resistance between the connection terminal with the controller and the contact with the common electrode is substantially equal.
  • the length of the folded portion is reduced so as to reduce the difference in the wiring length. Etc. can be determined.
  • the touch panel integrated display device includes any one of the first to third configurations.
  • Each of the plurality of signal lines includes a dummy extension line, In the plurality of signal lines, the area overlapping the common electrode is substantially equal.
  • the area where the plurality of signal lines including the dummy extension lines overlap with the common electrode is almost uniform for all the signal lines.
  • the load capacity of the signal line is also made uniform, so the difference in supply voltage to the common electrode can be more effectively reduced.
  • the auxiliary capacity in the display area can be made more uniform, and inconveniences such as display unevenness can be more effectively eliminated.
  • the touch panel integrated display device is the touch panel integrated display device according to the fourth configuration, wherein each of the plurality of signal lines including the dummy extension lines has the same pattern in a plan view in the region where the common electrode is formed. Is formed.
  • the plurality of signal lines including the dummy extension lines are formed in the same pattern in a plan view in the display area, there is an advantage that the signal lines are hardly visible.
  • the touch panel integrated display device is the redundant wiring connected to each of the plurality of signal lines and connected to the signal lines in any of the first to fifth configurations. Is further provided.
  • the redundant wiring is provided so as to run in parallel with respect to each of the plurality of signal lines, there is an advantage that even if the signal line is disconnected, it is difficult to cause a malfunction. In addition, there is an effect that the wiring resistance of the signal line can be reduced.
  • a plurality of contacts for connecting the signal line and the common electrode are provided in each of the plurality of signal lines. It is the structure which was made.
  • each signal line is provided with a plurality of contacts for connecting the signal line and the common electrode, there is an advantage that even if there is a contact failure, it is difficult to cause an operation failure. In addition, there is an effect that the contact resistance can be reduced.
  • the touch panel integrated display device is a configuration in which meandering portions are provided in at least a part of the plurality of signal lines in any of the first to seventh configurations.
  • the wiring length can be adjusted not only by the folded portion but also by the meandering portion. Thereby, an area
  • the touch panel integrated display device is the configuration in which the meandering portion is provided at a position overlapping the common electrode to which the signal line provided with the meandering portion is connected in the eighth configuration.
  • the meandering portion provided in each signal line is provided at a position overlapping the common electrode to which the signal line is connected. Therefore, there is an effect that the capacitance formed between the other common electrodes can be reduced.
  • the touch panel integrated display device is the configuration in which the meandering portion is provided in the lead-out wiring area in the eighth configuration.
  • the wiring length of the signal line can be adjusted by the meandering portion provided in the lead-out wiring portion (that is, outside the display area). Thereby, there is an effect that the wiring resistance and the parasitic capacitance in the display area can be reduced.
  • FIG. 1 is a cross-sectional view of a touch panel integrated display device (hereinafter simply referred to as a “display device”) 10 according to the first embodiment.
  • the display device 10 includes an active matrix substrate 1, a counter substrate 2, and a liquid crystal layer 3 sandwiched between the active matrix substrate 1 and the counter substrate 2.
  • Each of the active matrix substrate 1 and the counter substrate 2 is provided with a glass substrate that is substantially transparent (having high translucency).
  • the counter substrate 2 includes a color filter (not shown).
  • the display device 10 includes known components such as a backlight and a polarizing plate.
  • the display device 10 has a function of displaying an image and a touch sensor mechanism in order to have a function of detecting position information (touch position) input by the user based on the displayed image.
  • the display device 10 is a so-called full-in-cell touch panel integrated display device in which a touch sensor mechanism (electrodes, wiring, etc. for detecting a touch) is provided inside the display panel.
  • the driving method of the liquid crystal molecules contained in the liquid crystal layer 3 is a horizontal electric field driving method.
  • the pixel electrode and the common electrode for forming an electric field for driving the liquid crystal are formed on the active matrix substrate 1.
  • FIG. 2 is a diagram showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate 1.
  • the plurality of common electrodes 21 are formed on the surface of the active matrix substrate 1 on the liquid crystal layer 3 side. As shown in FIG. 2, the common electrode 21 has a rectangular shape, and a plurality of common electrodes 21 are arranged in a matrix on the active matrix substrate 1. 2 shows the common electrodes 21 having two columns in the X direction and only four rows in the Y direction for the sake of simplification, the number of common electrodes is not limited to this and is arbitrary. .
  • the active matrix substrate 1 is provided with a controller 20.
  • the controller 20 performs control for displaying an image and control for detecting a touch position.
  • the controller 20 and each common electrode 21 are connected by a signal line 22 extending in the Y-axis direction. That is, the same number of signal lines 22 as the number of common electrodes 21 are formed on the active matrix substrate 1.
  • the common electrode 21 is paired with a pixel electrode and is used for image display control and also for touch position detection control.
  • the common electrode 21 has a parasitic capacitance between the adjacent common electrode 21 and the like.
  • a capacitance is formed between the common electrode 21 and the human finger, the touch pen, or the like, so that the capacitance of the common electrode 21 increases.
  • the controller 20 supplies a touch drive signal to the common electrode 21 via the signal line 22 and receives the touch detection signal via the signal line 22.
  • the signal line 22 functions as a line for transmitting and receiving a touch drive signal and a touch detection signal.
  • FIG. 3 is an enlarged view of a part of the active matrix substrate 1.
  • the plurality of pixel electrodes 31 are arranged in a matrix.
  • TFTs thin film transistors
  • the common electrode 21 is provided with a plurality of slits 21 a in a portion overlapping the pixel electrode 31. This is to improve the transmittance of the pixel.
  • a gate wiring 32 and a source wiring 33 are provided around the pixel electrode 31.
  • the gate wiring 32 extends in the X-axis direction, and a plurality of gate wirings 32 are provided at predetermined intervals along the Y-axis direction.
  • the source wiring 33 extends in the Y-axis direction, and a plurality of source wirings 33 are provided at predetermined intervals along the X-axis direction. That is, the gate wiring 32 and the source wiring 33 are formed in a lattice shape, and the pixel electrode 31 is provided in a region partitioned by the gate wiring 32 and the source wiring 33.
  • the signal line 22 extending in the Y-axis direction is arranged so as to partially overlap the source wiring 33 extending in the Y-axis direction in the normal direction of the active matrix substrate 1. Yes.
  • the signal line 22 is provided in an upper layer than the source wiring 33, and the signal line 22 and the source wiring 33 partially overlap in plan view.
  • the common electrode 21 and the signal line 22 are connected via a contact 35.
  • the signal line 22a connected to the common electrode 21a farthest from the controller 20 does not have a folded portion and is straight from the controller 20 to the contact 35a.
  • the signal lines 22b, 22c, 22d connected to the common electrodes 21b, 21c, 21d close to the controller 20 have folded portions 22b1, 22c1, 22d1, respectively.
  • the “folded portion” refers to a portion where the signal line 22 extends in a different direction from a portion where the signal line 22 extends in one direction (in FIG. 2, the connection terminal of the controller 20 starts in the Y direction).
  • the folded portion 22b1 of the signal line 22b includes a first portion 22b1x extending along the X direction and a second portion 22b1y extending downward in the Y direction.
  • the folded portion 22c1 of the signal line 22c is configured by a first portion 22c1x extending along the X direction and a second portion 22c1y extending downward in the Y direction.
  • the folded portion 22d1 of the signal line 22d is composed of a first portion 22d1x extending along the X direction and a second portion 22d1y extending downward in the Y direction.
  • the lengths of the folded portions 22b1, 22c1, and 22d1 of the signal lines 22b, 22c, and 22d are designed so that the wiring lengths of these signal lines are substantially equal to the wiring length of the signal line 22a.
  • the signal lines 22a to 22d have a uniform wiring width.
  • the wiring length of the signal line 22a (the wiring length from the connection terminal of the controller 20 to the contact 35a) is L22a
  • the wiring length of the signal line 22b is L22b
  • the distance from the controller 20 to the contact 35b of the common electrode 21b is L35b.
  • the wiring length L22d of the signal line 22d is set such that the distance from the controller 20 to the contact 35d of the common electrode 21d is L35d, the length of the first portion 22d1x of the folded portion 22d1 is L22d1x, and the length of the second portion 22d1y.
  • L22d1y, L22d L35d + 2 ⁇ L22d1y + L22d1x It can be expressed by the formula L22a and L22d are substantially equal.
  • the signal lines 22b to 22d other than the longest signal line 22a are provided with folded portions so that the wiring lengths of the signal lines 22a to 22d are substantially equal. Since the signal lines 22a to 22d have the same wiring width, the wiring lines of the signal lines 22a to 22d that connect the controller 20 and the common electrodes 21a to 21d are provided by providing the folded portions so that the wiring lengths are equal. The resistance is made uniform. As a result, display unevenness due to the potential difference between the auxiliary capacitors can be suppressed.
  • the first portions 22b1x, 22c1x, and 22d1x extending along the X direction overlap the gate wiring 32 in plan view.
  • the second portions 22b1y, 22c1y, and 22d1y extending along the Y direction are arranged so as to overlap the source wiring 33 in plan view.
  • the folded portion of the signal line 22 does not affect the transmittance of the pixel. .
  • the length of the folded portion of the signal lines 22b to 22d is determined so that the wiring lengths of the signal lines 22a to 22d are substantially equal. Most preferred. However, even if there is a slight difference in the wiring lengths of the signal lines 22a to 22d, the object of the invention can be achieved if the display unevenness caused by the difference in wiring resistance is within an allowable level. Therefore, the wiring length of the signal lines 22a to 22d is not necessarily uniform.
  • the width of the signal line 22 is substantially uniform. However, if there is a portion where the width is different in the signal line 22, the wiring of the signal lines 22a to 22d is taken into account. The length of the folded portion may be determined so that the resistance is made uniform.
  • FIG. 5 is a diagram showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the touch panel integrated display device according to the second embodiment.
  • the wiring length of the signal line 22 is not uniform in the lead-out wiring area 41 outside the display area 40. That is, among the signal lines 22 (22a to 22p) shown in FIG. 5, the signal line 22p has the shortest wiring length and the signal line 22a has the longest wiring length in the lead-out wiring area 41.
  • the length of the folded portion in each of the signal lines 22a to 22p is designed so as to cancel out the difference in the wiring length in the lead-out wiring area 41.
  • the signal line 22a to 22p has a substantially uniform wiring length (the length from the connection terminal to the controller 20 to the contact 35).
  • the wiring resistance of the signal lines 22a to 22p is made uniform.
  • the voltages supplied to the common electrodes 21a to 21p are uniform, and display unevenness due to the potential difference of the auxiliary capacitors can be suppressed.
  • the object of the invention can be achieved if the display unevenness caused by the difference in wiring resistance is within an allowable level. Therefore, the wiring lengths of the signal lines 22a to 22p are not necessarily uniform.
  • the width of the signal line 22 is substantially uniform. However, if there is a portion with a different width in the signal line 22, the wiring of the signal lines 22 a to 22 p is taken into account. The length of the folded portion may be determined so that the resistance is made uniform.
  • FIG. 6 is a diagram showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the touch panel integrated display device according to the third embodiment.
  • the touch panel integrated display device according to the present embodiment has a configuration in which each signal line 22 includes a dummy extension line 52 in addition to the configuration of the touch panel integrated display device according to the second embodiment. is there.
  • the dummy extension line 52 is schematically indicated by a broken line, but the actual dummy extension line is a continuous line.
  • the dummy extension line 52 is formed in the same layer as the signal line 22 using the same material as the signal line 22.
  • the width of the dummy extension line 52 is substantially the same as that of the signal line 22.
  • the dummy extension line 52 is provided along the Y direction so as to compensate for a short portion in the Y direction for each of the signal lines 22.
  • the signal line 22a when the signal line 22a is viewed from the connection terminal of the controller 20 as a starting point, the signal line 22a extends upward from the connection terminal of the controller 20 in the Y direction, and once extends in the X direction at a point P1 in the common electrode 21d. Extends downward in the Y direction, extends in the X direction at the point P3, extends upward in the Y direction at the point P4, and reaches the contact 35a of the common electrode 21a through the common electrodes 21c and 21b.
  • the dummy extension line 52a of the signal line 22a includes a first portion 52a1 extending upward in the Y direction from the point P1, a second portion 52a2 extending upward in the Y direction from the point P2, and a third portion extending upward in the Y direction from the contact 35a. Part 52a3.
  • the upper ends in the Y direction of the first portion 52a1, the second portion 52a2, and the third portion 52a3 of the dummy extension line 52a are at the same position in the Y direction.
  • the signal line 22a and the dummy extension line 52a are in a connected state at the point P1, the point P2, and the contact 35a.
  • the dummy extension line 52 a does not contribute as a signal line for transmitting the touch detection signal of the common electrode 21 a to the controller 20.
  • the signal line 22b when the signal line 22b is viewed from the connection terminal of the controller 20 as a starting point, the signal line 22b extends upward from the connection terminal of the controller 20 in the Y direction, and once extends in the X direction at a point P5 in the common electrode 21c. It extends downward in the Y direction at the point P6, extends in the X direction at the point P7 in the common electrode 21d, extends upward in the Y direction at the point P8, and reaches the contact 35b of the common electrode 21b through the common electrode 21c.
  • the dummy extension line 52b of the signal line 22b includes a first portion 52b1 extending upward in the Y direction from the point P5, a second portion 52b2 extending upward in the Y direction from the point P6, and a third portion extending upward in the Y direction from the contact 35b. Part 52b3.
  • the upper ends in the Y direction of the first portion 52b1, the second portion 52b2, and the third portion 52b3 of the dummy extension line 52b are at the same position in the Y direction, and the first portion of the dummy extension line 52a
  • the upper end portions in the Y direction of 52a1, the second portion 52a2, and the third portion 52a3 are at the same position.
  • the signal line 22b and the dummy extension line 52b are in a connected state at the point P5, the point P6, and the contact 35b.
  • the dummy extension line 52 b does not contribute as a signal line for transmitting the touch detection signal of the common electrode 21 b to the controller 20.
  • dummy extension lines 52c to 52p are provided for the other signal lines 22c to 22p.
  • the signal lines 22a to 22p including the dummy extension lines 52a to 52p have a common pattern in plan view in the region where the common electrode 21 is provided.
  • the signal lines 22a to 22p including the dummy extension lines 52a to 52p all have the same wiring area overlapping the common electrode 21.
  • the wiring area where the signal lines 22a to 22p and the common electrode 21 overlap is made substantially uniform for all the signal lines, so that the load capacity for each wiring is substantially reduced. It can be made uniform. Further, since the dummy extension line 52 is a wiring that does not contribute as a signal line, the uniformity of the wiring resistance of the signal line 22 is not affected by the dummy extension line 52.
  • the wiring resistance of the signal line 22 substantially uniform by the folded portion, it is possible to suppress display unevenness due to the potential difference of the auxiliary capacitance, and to make the wiring load capacitance substantially uniform. Therefore, the voltage supplied to the common electrode 21 becomes uniform, display unevenness due to the potential difference of the auxiliary capacitance can be more effectively suppressed, and uniform display can be realized in the entire display area.
  • the dummy extension line 52 is provided so as to compensate for a short portion in the Y direction in the signal line 22, and the signal lines 22a to 22p including the dummy extension lines 52a to 52p are connected to the common electrode 21.
  • the common pattern was formed in plan view.
  • the pattern of the dummy extension line 52 is not limited to this specific example. That is, any pattern can be adopted as long as the wiring area where the signal line 22 including the dummy extension line 52 and the common electrode 21 overlap is substantially uniform for all the signal lines 22.
  • Modification 1 is a modification of the first embodiment.
  • FIG. 7 is a diagram illustrating an arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the first modification. As shown in FIG. 7, in the first modification, redundant wirings 22A to 22D are provided so as to run in parallel to the signal lines 22a to 22d, respectively. The redundant wirings 22A to 22D are connected to the signal lines 22a to 22d in the vicinity of the controller 20 (outside the pixel area).
  • connection line 22aA The signal line 22a and the redundant wiring 22A are connected by a connection line 22aA.
  • the connection line 22aA may be provided in at least one place between the signal line 22a and the redundant wiring 22A. However, the provision of the connection line 22aA in a plurality of places is effective in preventing malfunction due to disconnection described later. It is preferable in terms.
  • connection lines 22bB to 22dD are provided at least at one place (preferably a plurality of places) between the signal lines 22b to 22d and the redundant wirings 22B to 22D.
  • Modification 2 is another modification of the first embodiment.
  • FIG. 8 is a diagram showing an arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the second modification. As shown in FIG. 8, in the second modification, two redundant contacts 35a1 are provided on the signal line 22a on the side closer to the controller 20 than the contact 35a. Further, the signal line 22a is extended from the contact 35a, and two redundant contacts 35a2 are provided in the extended portion. That is, in Modification 2, the signal line 22a and the common electrode 21a are connected by a total of five contacts (contact 35a, two redundant contacts 35a1, and two redundant contacts 35a2).
  • the redundant contact 35b1 and the redundant contact 35b2 are provided between the signal line 22b and the common electrode 21b in addition to the contact 35b. The same applies to the signal lines 22c to 22d.
  • the redundant contacts 35a1 ⁇ a2 to 35d1 ⁇ d2 are provided, so that the modified example 2 has a poor contact.
  • the contact resistance connection resistance between the signal line 22 and the common electrode 21
  • FIG. 9 is a diagram illustrating an arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the third modification.
  • a meandering portion 22b2 is provided in a portion of the signal line 22b that overlaps the common electrode 21b.
  • a meandering portion 22c2 is provided in a portion overlapping the common electrode 21c. The same applies to the signal line 22d.
  • the meandering portion of the signal line 22 means a portion extending in a direction that forms an angle with respect to the extending direction of the signal line 22.
  • the meandering portion can be configured in an arbitrary shape on condition that the meandering portion does not intersect with other portions of the signal line 22.
  • the wiring lengths of the meandering portions 22b2 to 22d2 are preferably adjusted in consideration of the wiring lengths of the folded portions 22b1 to 22d1 (see FIG. 2) so that the total wiring lengths of the signal lines 22a to 22d are equal to each other.
  • the signal lines 22b to 22d are provided with meandering portions 22b2 to 22d2 in addition to the folded portions 22b1 to 22d1 (see FIG. 2), so that the wiring of the signal lines 22b to 22d can be effectively utilized.
  • the length can be increased.
  • the meandering portion 22b2 of the signal line 22b in a region overlapping the common electrode 21b, the capacitance formed between the other segments (common electrodes 21a, 21c, and 21d) can be reduced.
  • FIG. 9 illustrates the configuration in which the signal lines 22b to 22d are provided with meandering portions
  • the number of signal lines provided with meandering portions is arbitrary.
  • a meandering portion may be provided only on the signal lines 22c to 22d, or a meandering portion may be provided only on the signal line 22d.
  • Modification 4 is a modification of the second embodiment.
  • FIG. 10 is a diagram illustrating an arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the fourth modification. As shown in FIG. 10, in the fourth modification, meandering portions 22b3 to 22p3 are provided in the lead-out wiring area 41 for the signal lines 22b to 22p, respectively.
  • the wiring length of the meandering portions 22b3 to 22p3 is preferably adjusted in consideration of the wiring length of the folded portion in the display area (common electrode area) so that the total wiring length of the signal lines 22a to 22p is equal to each other. . That is, as can be seen from a comparison between FIG. 5 and FIG. 10, in the modified example 4, the wiring length of the folded portion in the display area is reduced by the amount of the meandering portions 22b3 to 22p3. .
  • the modification 4 is characterized in that meandering portions 22b3 to 22p3 for reducing the difference in wiring length between the signal lines 22a to 22p are provided in the lead-out line area 41.
  • the wiring length of the display area (common electrode area) can be shortened by the meandering portions 22b3 to 22p3.
  • the wiring resistance and parasitic capacitance in the display area can be reduced.
  • FIG. 11 shows a configuration (Modification 5) in which the dummy extension line described in the third embodiment is combined with the redundant wiring of Modification 1.
  • the dummy extension line 53a of the signal line 22a extends from the contact 35a in the Y direction upward, then extends in the X direction, and further extends downward in the Y direction.
  • the second portion 53a12 extends from the contact 35A of 22A upward in the Y direction, then extends in the X direction, and further extends downward in the Y direction.
  • the dummy extension line 53b of the signal line 22b includes first to fourth parts 53b1 to 53b4 extending upward from the part where the signal line 22b extends along the X direction, and contacts 35b and 35B. And fifth and sixth portions 53b5 and 53b6 extending downward in the Y direction.
  • the first to sixth portions 53b1 to 53b6 are provided on extension lines of portions extending in the Y direction in the signal line 22b and the redundant wiring 22B.
  • dummy extension lines are provided for the signal line 22c and the redundant wiring 22C, and the signal line 22d and the redundant wiring 22D.
  • the dummy extension line 53 is connected to the signal lines 22a to 22d and the redundant wirings 22A to 22D. However, the dummy extension line 53 does not contribute as a signal line for transmitting the touch detection signal of the common electrode 21 to the controller 20.
  • SYMBOLS 1 Active matrix substrate, 2 ... Counter substrate, 3 ... Liquid crystal layer, 10 ... Touch panel integrated display device, 20 ... Controller, 21 ... Common electrode, 22 ... Signal line, 22A-22D ... Redundant wiring, 31 ... Pixel electrode, 32 ... Gate wiring, 33 ... Source wiring, 35 ... Contact, 40 ... Display area, 41 ... Lead-out line area, 52 ... Dummy extension line, 53 ... Dummy extension line

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Human Computer Interaction (AREA)
  • Chemical & Material Sciences (AREA)
  • Mathematical Physics (AREA)
  • Liquid Crystal (AREA)

Abstract

The present invention provides a display device integrated with a fully in-cell touch panel that can minimize the difference in the wiring resistances of signal lines to supply signals to a common electrode and thereby homogenize the auxiliary capacity in a display area and address the problem of display unevenness or the like. The display device integrated with a touch panel comprises: a plurality of pixel electrodes formed on an active matrix substrate 1; a plurality of common electrodes 21 that create capacitance with the plurality of pixel electrodes; a controller 20 arranged on the active matrix substrate 1 and generating a control signal for the plurality of common electrodes; and a plurality of signal lines 22 that connect the controller 20 to each of the plurality of common electrodes 21. Each signal line 22b, 22c, and 22d among the plurality of signal lines 22 that is connected to a common electrode excluding the common electrode furthest away from the controller 20 includes a folded part 22b1, 22c1 or 22d1 in a region where the common electrode is formed.

Description

タッチパネル一体型表示装置Touch panel integrated display device
 本発明は、タッチパネル一体型表示装置に関する。 The present invention relates to a touch panel integrated display device.
 従来、ユーザの指やペンによるタッチ位置を検出するタッチセンサ機構を備えたタッチパネル付き表示装置が広く用いられている。このようなタッチパネル付き表示装置の一形態として、タッチセンサ機構が表示パネル内に設けられた、いわゆるインセル型のタッチパネル一体型表示装置が知られている(例えば、下記の特許文献1参照)。タッチセンサ機構の構成要素の全てが表示パネルの内部に設けられたものは、フルインセル型と称されている。 Conventionally, a display device with a touch panel provided with a touch sensor mechanism for detecting a touch position of a user's finger or pen has been widely used. As one form of such a display device with a touch panel, a so-called in-cell touch panel integrated display device in which a touch sensor mechanism is provided in a display panel is known (see, for example, Patent Document 1 below). A structure in which all the components of the touch sensor mechanism are provided inside the display panel is called a full-in-cell type.
 フルインセル型のタッチパネル一体型表示装置では、表示パネル内の電極をタッチセンサ電極として利用する。例えば、液晶表示パネルの画素に共通電圧を供給するための共通電極を複数に分割して、タッチセンサ電極として活用することができる。 In a full-in-cell touch panel integrated display device, the electrodes in the display panel are used as touch sensor electrodes. For example, a common electrode for supplying a common voltage to the pixels of the liquid crystal display panel can be divided into a plurality of parts and used as touch sensor electrodes.
 図12は、従来のフルインセル型のタッチパネル一体型表示装置の概略構成を示す平面図である。図12に示すように、従来のフルインセル型のタッチパネル一体型表示装置では、画素に共通電圧を供給するための共通電極を分割して、複数のタッチセンサ電極901が形成されている。タッチセンサ電極901のそれぞれにはセンサライン902(902a~902d)が接続されている。センサライン902は表示エリア外においてコントローラ903に接続されている。 FIG. 12 is a plan view showing a schematic configuration of a conventional full-in-cell touch panel integrated display device. As shown in FIG. 12, in a conventional full-in-cell touch panel integrated display device, a plurality of touch sensor electrodes 901 are formed by dividing a common electrode for supplying a common voltage to pixels. A sensor line 902 (902a to 902d) is connected to each of the touch sensor electrodes 901. The sensor line 902 is connected to the controller 903 outside the display area.
 コントローラ903は、画素の表示期間においては、センサライン902を介して、タッチセンサ電極901へ、画素を駆動するための共通電圧を供給する。これにより、タッチセンサ電極901は、画素の表示期間においては、画素電極と対向して液晶を駆動するための電界を生成する対向電極(共通電極とも呼ばれる)として機能する。タッチセンサ駆動期間(画素の非表示期間)においては、センサライン902を介して、タッチセンサ電極901へ、タッチセンサ電極901にセンシング動作を行わせるためのタッチ駆動信号を供給する。 The controller 903 supplies a common voltage for driving the pixel to the touch sensor electrode 901 via the sensor line 902 during the display period of the pixel. Accordingly, the touch sensor electrode 901 functions as a counter electrode (also referred to as a common electrode) that generates an electric field for driving the liquid crystal so as to face the pixel electrode during a pixel display period. In the touch sensor drive period (pixel non-display period), a touch drive signal for causing the touch sensor electrode 901 to perform a sensing operation is supplied to the touch sensor electrode 901 via the sensor line 902.
特開2015-210811号公報Japanese Unexamined Patent Publication No. 2015-210811
 しかしながら、図12に示したような従来の構成によれば、コントローラ903から、それぞれのタッチセンサ電極901へのセンサライン902の配線長に差がある。すなわち、コントローラ903から最も遠くにあるタッチセンサ電極901に信号を供給するセンサライン902aの配線長が最も長く、その他のセンサライン902b~902dの配線長は、順次短くなる。これにより、コントローラ903からタッチセンサ電極901までの配線抵抗が、センサライン902毎に異なる。この配線抵抗差によって、画素の表示期間において、タッチセンサ電極901が画素電極の対向電極として機能する際に、表示エリア内で均一な補助容量が形成されず、表示ムラ等の不都合が発生する場合がある。 However, according to the conventional configuration as shown in FIG. 12, there is a difference in the wiring length of the sensor line 902 from the controller 903 to each touch sensor electrode 901. That is, the wiring length of the sensor line 902a that supplies a signal to the touch sensor electrode 901 farthest from the controller 903 is the longest, and the wiring lengths of the other sensor lines 902b to 902d are sequentially shortened. Thereby, the wiring resistance from the controller 903 to the touch sensor electrode 901 is different for each sensor line 902. Due to this wiring resistance difference, when the touch sensor electrode 901 functions as the counter electrode of the pixel electrode in the pixel display period, a uniform auxiliary capacitance is not formed in the display area, and inconvenience such as display unevenness occurs. There is.
 本発明は、上記の問題を鑑み、対向電極(共通電極)へ信号を供給する信号線の配線抵抗の差を緩和することにより、表示エリア内の補助容量を均一化して、表示ムラ等の不都合を解消することを目的とする。 In view of the above problems, the present invention reduces the difference in wiring resistance between signal lines that supply signals to the counter electrode (common electrode), thereby making the auxiliary capacitance in the display area uniform and causing inconvenience such as display unevenness. The purpose is to eliminate.
 上記の課題を解決するために、以下に開示するタッチパネル一体型表示装置は、
 アクティブマトリクス基板と、
 前記アクティブマトリクス基板と対向する対向基板と、
 前記アクティブマトリクス基板と前記対向基板とに挟まれた液晶層と、
 前記アクティブマトリクス基板に形成された複数の画素電極と、
 前記アクティブマトリクス基板に形成され、前記複数の画素電極との間で静電容量を形成する複数の共通電極と、
 前記アクティブマトリクス基板に配置され、前記複数の共通電極に対する制御信号を生成するコントローラと、
 前記コントローラと前記複数の共通電極のそれぞれとを接続する複数の信号線と、を備え、
 前記複数の信号線のうち、前記コントローラから最も遠い共通電極以外の共通電極に接続されている信号線の少なくとも一部が、前記共通電極が形成された領域内で折り返し部分を有する。
In order to solve the above problems, a touch panel integrated display device disclosed below is:
An active matrix substrate;
A counter substrate facing the active matrix substrate;
A liquid crystal layer sandwiched between the active matrix substrate and the counter substrate;
A plurality of pixel electrodes formed on the active matrix substrate;
A plurality of common electrodes formed on the active matrix substrate and forming capacitances with the plurality of pixel electrodes;
A controller disposed on the active matrix substrate and generating a control signal for the plurality of common electrodes;
A plurality of signal lines connecting the controller and each of the plurality of common electrodes,
Among the plurality of signal lines, at least a part of the signal lines connected to the common electrode other than the common electrode farthest from the controller has a folded portion in the region where the common electrode is formed.
 本実施形態の開示によれば、共通電極へ信号を供給する信号線の配線抵抗の差を緩和することにより、表示エリア内の補助容量を均一化して、表示ムラ等の不都合を解消することができる。 According to the disclosure of the present embodiment, by relaxing the difference in wiring resistance of signal lines that supply signals to the common electrode, the auxiliary capacitance in the display area can be made uniform, and problems such as display unevenness can be eliminated. it can.
図1は、第1の実施形態におけるタッチパネル付き表示装置の断面図である。FIG. 1 is a cross-sectional view of a display device with a touch panel according to the first embodiment. 図2は、アクティブマトリクス基板に形成されている共通電極と信号線との配置の一例を示す平面図である。FIG. 2 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate. 図3は、アクティブマトリクス基板の一部の領域を拡大した図である。FIG. 3 is an enlarged view of a part of the active matrix substrate. 図4は、信号線と、ゲート配線およびソース配線との配置関係を示す平面図である。FIG. 4 is a plan view showing the positional relationship between signal lines and gate and source lines. 図5は、第2の実施形態にかかるタッチパネル一体型表示装置において、アクティブマトリクス基板に形成されている共通電極と信号線との配置の一例を示す平面図である。FIG. 5 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the second embodiment. 図6は、第3の実施形態にかかるタッチパネル一体型表示装置において、アクティブマトリクス基板に形成されている共通電極と信号線との配置の一例を示す平面図である。FIG. 6 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the third embodiment. 図7は、変形例1にかかるタッチパネル一体型表示装置において、アクティブマトリクス基板に形成されている共通電極と信号線との配置の一例を示す平面図である。FIG. 7 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the first modification. 図8は、変形例2にかかるタッチパネル一体型表示装置において、アクティブマトリクス基板に形成されている共通電極と信号線との配置の一例を示す平面図である。FIG. 8 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the second modification. 図9は、変形例3にかかるタッチパネル一体型表示装置において、アクティブマトリクス基板に形成されている共通電極と信号線との配置の一例を示す平面図である。FIG. 9 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the third modification. 図10は、変形例4にかかるタッチパネル一体型表示装置において、アクティブマトリクス基板に形成されている共通電極と信号線との配置の一例を示す平面図である。FIG. 10 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate in the touch panel integrated display device according to the fourth modification. 図11は、変形例5にかかるタッチパネル一体型表示装置において、アクティブマトリクス基板に形成されている共通電極と信号線との配置の一例を示す平面図である。FIG. 11 is a plan view showing an example of the arrangement of common electrodes and signal lines formed on an active matrix substrate in a touch panel integrated display device according to Modification 5. 図12は、従来のタッチパネル一体型表示装置における共通電極と信号線との配置を示す模式図である。FIG. 12 is a schematic diagram showing the arrangement of common electrodes and signal lines in a conventional touch panel integrated display device.
 第1の構成にかかるタッチパネル一体型表示装置は、
 アクティブマトリクス基板と、
 前記アクティブマトリクス基板と対向する対向基板と、
 前記アクティブマトリクス基板と前記対向基板とに挟まれた液晶層と、
 前記アクティブマトリクス基板に形成された複数の画素電極と、
 前記アクティブマトリクス基板に形成され、前記複数の画素電極との間で静電容量を形成する複数の共通電極と、
 前記アクティブマトリクス基板に配置され、前記複数の共通電極に対する制御信号を生成するコントローラと、
 前記コントローラと前記複数の共通電極のそれぞれとを接続する複数の信号線と、を備え、
 前記複数の信号線のうち、前記コントローラから最も遠い共通電極以外の共通電極に接続されている信号線の少なくとも一部が、前記共通電極が形成された領域内で折り返し部分を有する。
The touch panel integrated display device according to the first configuration is:
An active matrix substrate;
A counter substrate facing the active matrix substrate;
A liquid crystal layer sandwiched between the active matrix substrate and the counter substrate;
A plurality of pixel electrodes formed on the active matrix substrate;
A plurality of common electrodes formed on the active matrix substrate and forming capacitances with the plurality of pixel electrodes;
A controller disposed on the active matrix substrate and generating a control signal for the plurality of common electrodes;
A plurality of signal lines connecting the controller and each of the plurality of common electrodes,
Among the plurality of signal lines, at least a part of the signal lines connected to the common electrode other than the common electrode farthest from the controller has a folded portion in the region where the common electrode is formed.
 第1の構成では、複数の信号線のうち、コントローラから最も遠い共通電極以外の共通電極に接続されている信号線の少なくとも一部が、前記共通電極が形成された領域内で折り返し部分を有する。このように折り返し部分が設けられた信号線は、当該信号線の配線長が折り返し部分によって長くなるので、コントローラから最も遠い共通電極に接続されている信号線との配線抵抗の差が緩和される。その結果、信号線の配線抵抗の差に起因する、共通電極への供給電圧の差が緩和され、表示エリア内の補助容量を均一化して、表示ムラ等の不都合を解消することができる。 In the first configuration, at least a part of the signal lines connected to the common electrode other than the common electrode farthest from the controller among the plurality of signal lines has a folded portion in a region where the common electrode is formed. . In the signal line provided with the folded portion in this way, the wiring length of the signal line is increased by the folded portion, so that the difference in wiring resistance with the signal line connected to the common electrode farthest from the controller is reduced. . As a result, the difference in the supply voltage to the common electrode due to the difference in the wiring resistance of the signal line is alleviated, the auxiliary capacitance in the display area can be made uniform, and inconveniences such as display unevenness can be eliminated.
 第2の構成にかかるタッチパネル一体型表示装置は、第1の構成において、
 前記アクティブマトリクス基板にゲート配線およびソース配線をさらに備え、
 前記折り返し部分は、前記ゲート配線およびソース配線の少なくとも一方に平面視において重なるよう配置されている。
The touch panel integrated display device according to the second configuration includes the first configuration,
The active matrix substrate further includes a gate wiring and a source wiring,
The folded portion is disposed so as to overlap with at least one of the gate wiring and the source wiring in a plan view.
 第2の構成によれば、信号線の折り返し部分が、ゲート配線およびソース配線の少なくとも一方に平面視において重なるよう配置されていることにより、折り返し部分が画素の透過率へ与える影響を抑えることができる。 According to the second configuration, the folded portion of the signal line is arranged so as to overlap at least one of the gate wiring and the source wiring in plan view, thereby suppressing the influence of the folded portion on the transmittance of the pixel. it can.
 第3の構成にかかるタッチパネル一体型表示装置は、第1または第2の構成において、
 前記複数の信号線は、前記コントローラとの接続端子から前記共通電極とのコンタクトとの間の配線抵抗がほぼ等しい。
The touch panel integrated display device according to the third configuration is the first or second configuration,
The plurality of signal lines have substantially the same wiring resistance between the connection terminal with the controller and the contact with the common electrode.
 第3の構成によれば、コントローラとの接続端子から前記共通電極とのコンタクトとの間の配線抵抗がほぼ等しくなるように、信号線に折り返し部分が形成されている。これにより、例えば、コントローラの接続端子から表示エリアに至るまでの領域(引き出し線領域)において配線長に差がある場合等においても、この配線長の差も緩和するように、折り返し部分の長さ等を決定することができる。 According to the third configuration, the folded portion is formed in the signal line so that the wiring resistance between the connection terminal with the controller and the contact with the common electrode is substantially equal. Thus, for example, even when there is a difference in the wiring length in the area (leading line area) from the connection terminal of the controller to the display area, the length of the folded portion is reduced so as to reduce the difference in the wiring length. Etc. can be determined.
 第4の構成にかかるタッチパネル一体型表示装置は、第1~第3のいずれかの構成において、
 前記複数の信号線のそれぞれがダミー延長線を含み、
 前記複数の信号線において、前記共通電極と重なる面積がほぼ等しい。
The touch panel integrated display device according to the fourth configuration includes any one of the first to third configurations.
Each of the plurality of signal lines includes a dummy extension line,
In the plurality of signal lines, the area overlapping the common electrode is substantially equal.
 第4の構成によれば、ダミー延長線を含む複数の信号線が、すべての信号線について共通電極と重なる面積がほぼ均一である。これにより、配線抵抗差の緩和に加えて、信号線の負荷容量も均一化されるので、共通電極への供給電圧の差をより効果的に緩和することができる。この結果、表示エリア内の補助容量をさらに均一化して、表示ムラ等の不都合をより効果的に解消することができる。 According to the fourth configuration, the area where the plurality of signal lines including the dummy extension lines overlap with the common electrode is almost uniform for all the signal lines. As a result, in addition to reducing the wiring resistance difference, the load capacity of the signal line is also made uniform, so the difference in supply voltage to the common electrode can be more effectively reduced. As a result, the auxiliary capacity in the display area can be made more uniform, and inconveniences such as display unevenness can be more effectively eliminated.
 第5の構成にかかるタッチパネル一体型表示装置は、第4の構成において、前記ダミー延長線を含む前記複数の信号線のそれぞれが、前記共通電極が形成された領域内で、平面視で同じパターンに形成されている。 The touch panel integrated display device according to a fifth configuration is the touch panel integrated display device according to the fourth configuration, wherein each of the plurality of signal lines including the dummy extension lines has the same pattern in a plan view in the region where the common electrode is formed. Is formed.
 第5の構成によれば、表示エリア内で、ダミー延長線を含む複数の信号線が平面視で同じパターンに形成されたことにより、信号線が視認されにくいという利点がある。 According to the fifth configuration, since the plurality of signal lines including the dummy extension lines are formed in the same pattern in a plan view in the display area, there is an advantage that the signal lines are hardly visible.
 第6の構成にかかるタッチパネル一体型表示装置は、第1~第5の構成のいずれかにおいて、前記複数の信号線のそれぞれに対して並走し、かつ、前記信号線に接続された冗長配線をさらに備えている。 The touch panel integrated display device according to a sixth configuration is the redundant wiring connected to each of the plurality of signal lines and connected to the signal lines in any of the first to fifth configurations. Is further provided.
 第6の構成によれば、複数の信号線のそれぞれに対して並走するように冗長配線を設けたことにより、信号線に断線が生じても動作不良を起こしにくいという利点がある。また、信号線の配線抵抗を低減できるという効果も奏する。 According to the sixth configuration, since the redundant wiring is provided so as to run in parallel with respect to each of the plurality of signal lines, there is an advantage that even if the signal line is disconnected, it is difficult to cause a malfunction. In addition, there is an effect that the wiring resistance of the signal line can be reduced.
 第7の構成にかかるタッチパネル一体型表示装置は、第1~第6の構成のいずれかにおいて、前記複数の信号線のそれぞれにおいて、当該信号線と前記共通電極とを接続する複数のコンタクトが設けられた構成である。 In the touch panel integrated display device according to the seventh configuration, in any of the first to sixth configurations, a plurality of contacts for connecting the signal line and the common electrode are provided in each of the plurality of signal lines. It is the structure which was made.
 第7の構成によれば、各信号線において、当該信号線と共通電極とを接続するコンタクトが複数設けられたことにより、コンタクト不良があっても動作不良を起こしにくいという利点がある。また、コンタクト抵抗を低減できるという効果も奏する。 According to the seventh configuration, since each signal line is provided with a plurality of contacts for connecting the signal line and the common electrode, there is an advantage that even if there is a contact failure, it is difficult to cause an operation failure. In addition, there is an effect that the contact resistance can be reduced.
 第8の構成にかかるタッチパネル一体型表示装置は、第1~第7の構成のいずれかにおいて、前記複数の信号線の少なくとも一部に蛇行部が設けられた構成である。 The touch panel integrated display device according to the eighth configuration is a configuration in which meandering portions are provided in at least a part of the plurality of signal lines in any of the first to seventh configurations.
 第8の構成によれば、信号線の少なくとも一部に蛇行部が設けられたことにより、前記折り返し部分だけでなく、蛇行部によって配線長を調整することができる。これにより、領域を有効に活用することができる。 According to the eighth configuration, since the meandering portion is provided in at least a part of the signal line, the wiring length can be adjusted not only by the folded portion but also by the meandering portion. Thereby, an area | region can be utilized effectively.
 第9の構成にかかるタッチパネル一体型表示装置は、第8の構成において、前記蛇行部が、当該蛇行部が設けられた信号線が接続された共通電極に重なる位置に設けられた構成である。 The touch panel integrated display device according to a ninth configuration is the configuration in which the meandering portion is provided at a position overlapping the common electrode to which the signal line provided with the meandering portion is connected in the eighth configuration.
 第9の構成によれば、それぞれの信号線に設けられた蛇行部は、当該信号線が接続された共通電極に重なる位置に設けられている。したがって、他の共通電極との間で形成される容量を低減できるという効果がある。 According to the ninth configuration, the meandering portion provided in each signal line is provided at a position overlapping the common electrode to which the signal line is connected. Therefore, there is an effect that the capacitance formed between the other common electrodes can be reduced.
 第10の構成にかかるタッチパネル一体型表示装置は、第8の構成において、前記蛇行部が、引き出し配線エリアに設けられた構成である。 The touch panel integrated display device according to the tenth configuration is the configuration in which the meandering portion is provided in the lead-out wiring area in the eighth configuration.
 第10の構成では、引き出し配線部(すなわち表示エリア外)に設けた蛇行部によって信号線の配線長を調整できるので、表示エリア内の配線長を短くすることができる。これにより、表示エリア内の配線抵抗および寄生容量を低減できるという効果を奏する。 In the tenth configuration, the wiring length of the signal line can be adjusted by the meandering portion provided in the lead-out wiring portion (that is, outside the display area). Thereby, there is an effect that the wiring resistance and the parasitic capacitance in the display area can be reduced.
 [実施の形態]
 以下、図面を参照し、本発明の実施の形態を詳しく説明する。図中同一または相当部分には同一符号を付してその説明は繰り返さない。なお、説明を分かりやすくするために、以下で参照する図面においては、構成が簡略化または模式化して示されたり、一部の構成部材が省略されたりしている。また、各図に示された構成部材の寸法および構成部材間の寸法比は、必ずしも実際の寸法および寸法比を示すものではない。
[Embodiment]
Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. In the drawings, the same or corresponding parts are denoted by the same reference numerals and description thereof will not be repeated. In addition, in order to make the explanation easy to understand, in the drawings referred to below, the configuration is shown in a simplified or schematic manner, or some components are omitted. Moreover, the dimension of the structural member shown by each figure and the dimensional ratio between structural members do not necessarily show an actual dimension and a dimensional ratio.
 [第1の実施形態]
 図1は、第1の実施形態におけるタッチパネル一体型表示装置(以下、単に「表示装置」と称する。)10の断面図である。表示装置10は、アクティブマトリクス基板1と、対向基板2と、アクティブマトリクス基板1および対向基板2に挟まれた液晶層3とを備える。アクティブマトリクス基板1および対向基板2はそれぞれ、ほぼ透明な(高い透光性を有する)ガラス基板を備えている。対向基板2は、図示しないカラーフィルタを備えている。また、図示は省略するが、表示装置10は、バックライトや偏光板等の周知の構成要素を備えている。
[First Embodiment]
FIG. 1 is a cross-sectional view of a touch panel integrated display device (hereinafter simply referred to as a “display device”) 10 according to the first embodiment. The display device 10 includes an active matrix substrate 1, a counter substrate 2, and a liquid crystal layer 3 sandwiched between the active matrix substrate 1 and the counter substrate 2. Each of the active matrix substrate 1 and the counter substrate 2 is provided with a glass substrate that is substantially transparent (having high translucency). The counter substrate 2 includes a color filter (not shown). Although not shown, the display device 10 includes known components such as a backlight and a polarizing plate.
 表示装置10は、画像を表示する機能を有するとともに、その表示される画像に基づいて使用者が入力する位置情報(タッチ位置)を検出する機能を有するために、タッチセンサ機構を備えている。表示装置10は、タッチセンサ機構(タッチを検出するための電極や配線等)が表示パネルの内部に設けられた、いわゆるフルインセル型のタッチパネル一体型表示装置である。 The display device 10 has a function of displaying an image and a touch sensor mechanism in order to have a function of detecting position information (touch position) input by the user based on the displayed image. The display device 10 is a so-called full-in-cell touch panel integrated display device in which a touch sensor mechanism (electrodes, wiring, etc. for detecting a touch) is provided inside the display panel.
 表示装置10では、液晶層3に含まれる液晶分子の駆動方式が横電界駆動方式である。横電界駆動方式を実現するため、液晶を駆動する電界を形成するための画素電極および共通電極は、アクティブマトリクス基板1に形成されている。 In the display device 10, the driving method of the liquid crystal molecules contained in the liquid crystal layer 3 is a horizontal electric field driving method. In order to realize the lateral electric field driving method, the pixel electrode and the common electrode for forming an electric field for driving the liquid crystal are formed on the active matrix substrate 1.
 図2は、アクティブマトリクス基板1に形成されている共通電極と信号線との配置の一例を示す図である。複数の共通電極21は、アクティブマトリクス基板1の液晶層3側の面に形成されている。図2に示すように、共通電極21は矩形状であり、アクティブマトリクス基板1上に、マトリクス状に複数配置されている。なお、図2は説明の簡略化のために、X方向に2列、Y方向に4行のみの共通電極21を図示しているが、共通電極の個数はこれに限定されず、任意である。 FIG. 2 is a diagram showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate 1. The plurality of common electrodes 21 are formed on the surface of the active matrix substrate 1 on the liquid crystal layer 3 side. As shown in FIG. 2, the common electrode 21 has a rectangular shape, and a plurality of common electrodes 21 are arranged in a matrix on the active matrix substrate 1. 2 shows the common electrodes 21 having two columns in the X direction and only four rows in the Y direction for the sake of simplification, the number of common electrodes is not limited to this and is arbitrary. .
 アクティブマトリクス基板1には、コントローラ20が設けられている。コントローラ20は、画像を表示するための制御を行うとともに、タッチ位置を検出するための制御を行う。 The active matrix substrate 1 is provided with a controller 20. The controller 20 performs control for displaying an image and control for detecting a touch position.
 コントローラ20と、各共通電極21との間は、Y軸方向に延びる信号線22によって接続されている。すなわち、共通電極21の数と同じ数の信号線22が、アクティブマトリクス基板1上に形成されている。 The controller 20 and each common electrode 21 are connected by a signal line 22 extending in the Y-axis direction. That is, the same number of signal lines 22 as the number of common electrodes 21 are formed on the active matrix substrate 1.
 本実施形態における表示装置10では、共通電極21は、画素電極と対になって、画像表示制御の際に用いられるとともに、タッチ位置検出制御の際にも用いられる。 In the display device 10 according to the present embodiment, the common electrode 21 is paired with a pixel electrode and is used for image display control and also for touch position detection control.
 共通電極21は、隣接する共通電極21等との間に寄生容量を有する。人の指やタッチペン等が表示装置10の表示画面に触れると、共通電極21と人の指やタッチペン等との間で容量が形成されるため、共通電極21の静電容量が増加する。タッチ位置検出制御の際、コントローラ20は、信号線22を介して、タッチ駆動信号を共通電極21に供給し、信号線22を介してタッチ検出信号を受信する。これにより、共通電極21における静電容量の変化を検出して、タッチ位置を検出する。すなわち、信号線22は、タッチ駆動信号およびタッチ検出信号の送受信用の線として機能する。 The common electrode 21 has a parasitic capacitance between the adjacent common electrode 21 and the like. When a human finger, a touch pen, or the like touches the display screen of the display device 10, a capacitance is formed between the common electrode 21 and the human finger, the touch pen, or the like, so that the capacitance of the common electrode 21 increases. During the touch position detection control, the controller 20 supplies a touch drive signal to the common electrode 21 via the signal line 22 and receives the touch detection signal via the signal line 22. Thereby, the change in the electrostatic capacitance in the common electrode 21 is detected, and the touch position is detected. That is, the signal line 22 functions as a line for transmitting and receiving a touch drive signal and a touch detection signal.
 図3は、アクティブマトリクス基板1の一部の領域を拡大した図である。図3に示すように、複数の画素電極31は、マトリクス状に配置されている。また、図3では省略しているが、表示制御素子であるTFT(Thin Film Transistor:薄膜トランジスタ)も、画素電極31と対応してマトリクス状に配置されている。なお、共通電極21には、画素電極31と重なる部分に、複数のスリット21aが設けられている。これは画素の透過率を向上させるためである。 FIG. 3 is an enlarged view of a part of the active matrix substrate 1. As shown in FIG. 3, the plurality of pixel electrodes 31 are arranged in a matrix. Although not shown in FIG. 3, TFTs (thin film transistors) as display control elements are also arranged in a matrix corresponding to the pixel electrodes 31. Note that the common electrode 21 is provided with a plurality of slits 21 a in a portion overlapping the pixel electrode 31. This is to improve the transmittance of the pixel.
 画素電極31の周りには、ゲート配線32およびソース配線33が設けられている。ゲート配線32は、X軸方向に延びており、Y軸方向に沿って所定の間隔で複数設けられている。ソース配線33は、Y軸方向に延びており、X軸方向に沿って所定の間隔で複数設けられている。すなわち、ゲート配線32およびソース配線33は格子状に形成されており、ゲート配線32およびソース配線33によって区画された領域に画素電極31が設けられている。 A gate wiring 32 and a source wiring 33 are provided around the pixel electrode 31. The gate wiring 32 extends in the X-axis direction, and a plurality of gate wirings 32 are provided at predetermined intervals along the Y-axis direction. The source wiring 33 extends in the Y-axis direction, and a plurality of source wirings 33 are provided at predetermined intervals along the X-axis direction. That is, the gate wiring 32 and the source wiring 33 are formed in a lattice shape, and the pixel electrode 31 is provided in a region partitioned by the gate wiring 32 and the source wiring 33.
 図3に示すように、Y軸方向に延びている信号線22は、アクティブマトリクス基板1の法線方向において、Y軸方向に延びているソース配線33と一部が重畳するように配置されている。具体的には、信号線22は、ソース配線33よりも上層に設けられており、平面視で信号線22とソース配線33は一部が重畳している。 As shown in FIG. 3, the signal line 22 extending in the Y-axis direction is arranged so as to partially overlap the source wiring 33 extending in the Y-axis direction in the normal direction of the active matrix substrate 1. Yes. Specifically, the signal line 22 is provided in an upper layer than the source wiring 33, and the signal line 22 and the source wiring 33 partially overlap in plan view.
 共通電極21と信号線22とは、コンタクト35を介して接続されている。 The common electrode 21 and the signal line 22 are connected via a contact 35.
 図2に示したように、コントローラ20から最も遠い共通電極21aに接続されている信号線22aは、折り返し部分がなく、コントローラ20からコンタクト35aへ一直線状であるのに対して、共通電極21aよりもコントローラ20に近い共通電極21b,21c,21dに接続されている信号線22b,22c,22dは、折り返し部分22b1,22c1,22d1をそれぞれ有している。 As shown in FIG. 2, the signal line 22a connected to the common electrode 21a farthest from the controller 20 does not have a folded portion and is straight from the controller 20 to the contact 35a. The signal lines 22b, 22c, 22d connected to the common electrodes 21b, 21c, 21d close to the controller 20 have folded portions 22b1, 22c1, 22d1, respectively.
 なお、「折り返し部分」とは、信号線22が一の方向(図2では、コントローラ20の接続端子を始点として、Y方向上向き)に延伸する部分から、異なる方向へ延伸する部分をいう。 It should be noted that the “folded portion” refers to a portion where the signal line 22 extends in a different direction from a portion where the signal line 22 extends in one direction (in FIG. 2, the connection terminal of the controller 20 starts in the Y direction).
 信号線22bの折り返し部分22b1は、X方向に沿って延びる第1の部分22b1xと、Y方向下向きに延びる第2の部分22b1yとによって構成されている。同様に、信号線22cの折り返し部分22c1は、X方向に沿って延びる第1の部分22c1xと、Y方向下向きに延びる第2の部分22c1yとによって構成されている。信号線22dの折り返し部分22d1は、X方向に沿って延びる第1の部分22d1xと、Y方向下向きに延びる第2の部分22d1yとによって構成されている。 The folded portion 22b1 of the signal line 22b includes a first portion 22b1x extending along the X direction and a second portion 22b1y extending downward in the Y direction. Similarly, the folded portion 22c1 of the signal line 22c is configured by a first portion 22c1x extending along the X direction and a second portion 22c1y extending downward in the Y direction. The folded portion 22d1 of the signal line 22d is composed of a first portion 22d1x extending along the X direction and a second portion 22d1y extending downward in the Y direction.
 そして、信号線22b,22c,22dの折り返し部分22b1,22c1,22d1の長さは、これらの信号線のそれぞれの配線長が信号線22aの配線長とほぼ等しくなるように設計されている。なお、本実施形態においては、信号線22a~22dの配線幅は均一である。 The lengths of the folded portions 22b1, 22c1, and 22d1 of the signal lines 22b, 22c, and 22d are designed so that the wiring lengths of these signal lines are substantially equal to the wiring length of the signal line 22a. In the present embodiment, the signal lines 22a to 22d have a uniform wiring width.
 すなわち、信号線22aの配線長(コントローラ20の接続端子からコンタクト35aまでの配線長)をL22a、信号線22bの配線長をL22b、コントローラ20から共通電極21bのコンタクト35bまでの距離をL35b、折り返し部分22b1の第1の部分22b1xの長さをL22b1x、第2の部分22b1yの長さをL22b1yとすると、信号線22bの配線長L22bは、
   L22b=L35b+2×L22b1y+L22b1x
と表すことができる。そして、L22aとL22bとはほぼ等しい。
That is, the wiring length of the signal line 22a (the wiring length from the connection terminal of the controller 20 to the contact 35a) is L22a, the wiring length of the signal line 22b is L22b, and the distance from the controller 20 to the contact 35b of the common electrode 21b is L35b. When the length of the first portion 22b1x of the portion 22b1 is L22b1x and the length of the second portion 22b1y is L22b1y, the wiring length L22b of the signal line 22b is
L22b = L35b + 2 × L22b1y + L22b1x
It can be expressed as. L22a and L22b are substantially equal.
 同様にして、信号線22cの配線長L22cは、コントローラ20から共通電極21cのコンタクト35cまでの距離をL35c、折り返し部分22c1の第1の部分22c1xの長さをL22c1x、第2の部分22c1yの長さをL22c1yとすると、
   L22c=L35c+2×L22c1y+L22c1x
と表すことができる。そして、L22aとL22cとはほぼ等しい。
Similarly, the wiring length L22c of the signal line 22c is set such that the distance from the controller 20 to the contact 35c of the common electrode 21c is L35c, the length of the first portion 22c1x of the folded portion 22c1 is L22c1x, and the length of the second portion 22c1y. If the length is L22c1y,
L22c = L35c + 2 × L22c1y + L22c1x
It can be expressed as. L22a and L22c are substantially equal.
 また、信号線22dの配線長L22dは、コントローラ20から共通電極21dのコンタクト35dまでの距離をL35d、折り返し部分22d1の第1の部分22d1xの長さをL22d1x、第2の部分22d1yの長さをL22d1yとすると、
   L22d=L35d+2×L22d1y+L22d1x
という式で表すことができる。そして、L22aとL22dとはほぼ等しい。
Further, the wiring length L22d of the signal line 22d is set such that the distance from the controller 20 to the contact 35d of the common electrode 21d is L35d, the length of the first portion 22d1x of the folded portion 22d1 is L22d1x, and the length of the second portion 22d1y. L22d1y,
L22d = L35d + 2 × L22d1y + L22d1x
It can be expressed by the formula L22a and L22d are substantially equal.
 このように、信号線22a~22dの配線長がほぼ等しくなるように、最も長い信号線22a以外の信号線22b~22dに折り返し部分が設けられている。信号線22a~22dの配線幅は等しいので、このように配線長が等しくなるように折り返し部分を設けることにより、コントローラ20と共通電極21a~21dのそれぞれとを接続する信号線22a~22dの配線抵抗が均一化される。この結果、補助容量の電位差による表示ムラを抑制することができる。 As described above, the signal lines 22b to 22d other than the longest signal line 22a are provided with folded portions so that the wiring lengths of the signal lines 22a to 22d are substantially equal. Since the signal lines 22a to 22d have the same wiring width, the wiring lines of the signal lines 22a to 22d that connect the controller 20 and the common electrodes 21a to 21d are provided by providing the folded portions so that the wiring lengths are equal. The resistance is made uniform. As a result, display unevenness due to the potential difference between the auxiliary capacitors can be suppressed.
 ここで、図4を参照しながら、信号線22と、ゲート配線32およびソース配線33との配置関係について説明する。 Here, with reference to FIG. 4, the arrangement relationship between the signal line 22, the gate wiring 32, and the source wiring 33 will be described.
 図4に示すように、信号線22b~22dの折り返し部分22b1,22c1,22d1において、X方向に沿って延びる第1の部分22b1x,22c1x,22d1xは、平面視において、ゲート配線32に重なるように配置されている。また、Y方向に沿って延びる第2の部分22b1y,22c1y,22d1yは、平面視において、ソース配線33に重なるように配置されている。 As shown in FIG. 4, in the folded portions 22b1, 22c1, and 22d1 of the signal lines 22b to 22d, the first portions 22b1x, 22c1x, and 22d1x extending along the X direction overlap the gate wiring 32 in plan view. Has been placed. Further, the second portions 22b1y, 22c1y, and 22d1y extending along the Y direction are arranged so as to overlap the source wiring 33 in plan view.
 このように、折り返し部分22b1,22c1,22d1を、平面視において、ゲート配線32およびソース配線33に重なるように配置することにより、信号線22の折り返し部分が画素の透過率に影響することはない。 Thus, by arranging the folded portions 22b1, 22c1, and 22d1 so as to overlap the gate wiring 32 and the source wiring 33 in plan view, the folded portion of the signal line 22 does not affect the transmittance of the pixel. .
 なお、信号線22a~22dの配線抵抗を均一化するという観点からは、信号線22a~22dの配線長がほぼ等しくなるように、信号線22b~22dにおける折り返し部分の長さを決定することが最も好ましい。しかし、信号線22a~22dの配線長に多少の差があったとしても、配線抵抗の違いに起因して発生する表示ムラが許容レベル内であれば、発明の目的は達成される。したがって、信号線22a~22dの配線長は、必ずしも均一でなくても良い。 From the viewpoint of equalizing the wiring resistance of the signal lines 22a to 22d, the length of the folded portion of the signal lines 22b to 22d is determined so that the wiring lengths of the signal lines 22a to 22d are substantially equal. Most preferred. However, even if there is a slight difference in the wiring lengths of the signal lines 22a to 22d, the object of the invention can be achieved if the display unevenness caused by the difference in wiring resistance is within an allowable level. Therefore, the wiring length of the signal lines 22a to 22d is not necessarily uniform.
 また、本実施形態においては、信号線22の幅はほぼ均一であるとしたが、信号線22において幅が異なる箇所がある場合には、その点を加味して、信号線22a~22dの配線抵抗が均一化されるように、折り返し部分の長さを決定すれば良い。 In the present embodiment, the width of the signal line 22 is substantially uniform. However, if there is a portion where the width is different in the signal line 22, the wiring of the signal lines 22a to 22d is taken into account. The length of the folded portion may be determined so that the resistance is made uniform.
 [第2の実施形態]
 第2の実施形態について、以下に説明する。なお、第1の実施形態で説明した構成については、第1の実施形態と同じ参照符号を付記し、説明を省略する。
[Second Embodiment]
A second embodiment will be described below. In addition, about the structure demonstrated in 1st Embodiment, the same referential mark as 1st Embodiment is attached, and description is abbreviate | omitted.
 図5は、第2の実施形態にかかるタッチパネル一体型表示装置において、アクティブマトリクス基板1に形成されている共通電極と信号線との配置の一例を示す図である。 FIG. 5 is a diagram showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the touch panel integrated display device according to the second embodiment.
 図5に示す構成では、表示エリア40外の引き出し配線エリア41で、信号線22の配線長が均一ではない。すなわち、図5に示されている信号線22(22a~22p)のうち、引き出し配線エリア41にある部分の配線長は、信号線22pが最も短く、信号線22aが最も長い。 In the configuration shown in FIG. 5, the wiring length of the signal line 22 is not uniform in the lead-out wiring area 41 outside the display area 40. That is, among the signal lines 22 (22a to 22p) shown in FIG. 5, the signal line 22p has the shortest wiring length and the signal line 22a has the longest wiring length in the lead-out wiring area 41.
 このため、本実施形態においては、引き出し配線エリア41における配線長の差を相殺するように、信号線22a~22pのそれぞれにおける折り返し部分の長さが設計されている。信号線22a~22pの配線幅が等しい場合、このように、信号線22a~22pの配線長(コントローラ20との接続端子からコンタクト35までの長さ)がほぼ均一になるように、折り返し部分の長さを調整することにより、信号線22a~22pの配線抵抗が均一化される。この結果、共通電極21a~21pに供給される電圧が均一となり、補助容量の電位差による表示ムラを抑制することができる。 For this reason, in this embodiment, the length of the folded portion in each of the signal lines 22a to 22p is designed so as to cancel out the difference in the wiring length in the lead-out wiring area 41. When the signal lines 22a to 22p have the same wiring width, the signal line 22a to 22p has a substantially uniform wiring length (the length from the connection terminal to the controller 20 to the contact 35). By adjusting the length, the wiring resistance of the signal lines 22a to 22p is made uniform. As a result, the voltages supplied to the common electrodes 21a to 21p are uniform, and display unevenness due to the potential difference of the auxiliary capacitors can be suppressed.
 信号線22a~22pの配線抵抗を均一化するという観点からは、信号線22a~22pの配線長がほぼ等しくなるように、信号線22a~22pにおける折り返し部分の長さを決定することが最も好ましい。しかし、信号線22a~22pの配線長に多少の差があったとしても、配線抵抗の違いに起因して発生する表示ムラが許容レベル内であれば、発明の目的は達成される。したがって、信号線22a~22pの配線長は、必ずしも均一でなくても良い。 From the viewpoint of making the wiring resistances of the signal lines 22a to 22p uniform, it is most preferable to determine the lengths of the folded portions in the signal lines 22a to 22p so that the wiring lengths of the signal lines 22a to 22p are substantially equal. . However, even if there is a slight difference in the wiring lengths of the signal lines 22a to 22p, the object of the invention can be achieved if the display unevenness caused by the difference in wiring resistance is within an allowable level. Therefore, the wiring lengths of the signal lines 22a to 22p are not necessarily uniform.
 また、本実施形態においても、信号線22の幅はほぼ均一であるとしたが、信号線22において幅が異なる箇所がある場合には、その点を加味して、信号線22a~22pの配線抵抗が均一化されるように、折り返し部分の長さを決定すれば良い。 Also in this embodiment, the width of the signal line 22 is substantially uniform. However, if there is a portion with a different width in the signal line 22, the wiring of the signal lines 22 a to 22 p is taken into account. The length of the folded portion may be determined so that the resistance is made uniform.
 [第3の実施形態]
 第3の実施形態について、以下に説明する。なお、前述の各実施形態で説明した構成については、前述の各実施形態と同じ参照符号を付記し、説明を省略する。
[Third Embodiment]
A third embodiment will be described below. In addition, about the structure demonstrated in each above-mentioned embodiment, the same referential mark as each above-mentioned embodiment is attached, and description is abbreviate | omitted.
 図6は、第3の実施形態にかかるタッチパネル一体型表示装置において、アクティブマトリクス基板1に形成されている共通電極と信号線との配置の一例を示す図である。 FIG. 6 is a diagram showing an example of the arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the touch panel integrated display device according to the third embodiment.
 図6に示すように、本実施形態のタッチパネル一体型表示装置は、第2の実施形態にかかるタッチパネル一体型表示装置の構成に加えて、信号線22のそれぞれがダミー延長線52を含む構成である。なお、図6においては、ダミー延長線52を、模式的に破線で示しているが、実際のダミー延長線は連続線である。 As shown in FIG. 6, the touch panel integrated display device according to the present embodiment has a configuration in which each signal line 22 includes a dummy extension line 52 in addition to the configuration of the touch panel integrated display device according to the second embodiment. is there. In FIG. 6, the dummy extension line 52 is schematically indicated by a broken line, but the actual dummy extension line is a continuous line.
 ダミー延長線52は、信号線22と同じ層に、信号線22と同じ材料を用いて形成されている。ダミー延長線52の幅は信号線22とほぼ同じ幅である。ダミー延長線52は、信号線22のそれぞれについて、Y方向において短い部分を補うように、Y方向に沿って設けられている。 The dummy extension line 52 is formed in the same layer as the signal line 22 using the same material as the signal line 22. The width of the dummy extension line 52 is substantially the same as that of the signal line 22. The dummy extension line 52 is provided along the Y direction so as to compensate for a short portion in the Y direction for each of the signal lines 22.
 例えば、信号線22aについては、コントローラ20の接続端子を始点として見た場合、コントローラ20の接続端子からY方向上向きへ延び、共通電極21d内の点P1で一旦X方向へ延びた後、点P2でY方向下向きに延び、点P3でX方向へ延びた後、点P4でY方向上向きに延び、共通電極21c,21bを経て、共通電極21aのコンタクト35aへ至る。 For example, when the signal line 22a is viewed from the connection terminal of the controller 20 as a starting point, the signal line 22a extends upward from the connection terminal of the controller 20 in the Y direction, and once extends in the X direction at a point P1 in the common electrode 21d. Extends downward in the Y direction, extends in the X direction at the point P3, extends upward in the Y direction at the point P4, and reaches the contact 35a of the common electrode 21a through the common electrodes 21c and 21b.
 信号線22aのダミー延長線52aは、点P1からY方向上向きに延びる第1の部分52a1と、点P2からY方向上向きに延びる第2の部分52a2と、コンタクト35aからY方向上向きに延びる第3の部分52a3とを含む。ダミー延長線52aの第1の部分52a1、第2の部分52a2、および第3の部分52a3のY方向における上端部は、Y方向において同じ位置にある。なお、点P1、点P2、およびコンタクト35aにおいて、信号線22aとダミー延長線52aとは接続状態にある。しかし、ダミー延長線52aは、共通電極21aのタッチ検出信号をコントローラ20へ伝達する信号線としては寄与しない。 The dummy extension line 52a of the signal line 22a includes a first portion 52a1 extending upward in the Y direction from the point P1, a second portion 52a2 extending upward in the Y direction from the point P2, and a third portion extending upward in the Y direction from the contact 35a. Part 52a3. The upper ends in the Y direction of the first portion 52a1, the second portion 52a2, and the third portion 52a3 of the dummy extension line 52a are at the same position in the Y direction. Note that the signal line 22a and the dummy extension line 52a are in a connected state at the point P1, the point P2, and the contact 35a. However, the dummy extension line 52 a does not contribute as a signal line for transmitting the touch detection signal of the common electrode 21 a to the controller 20.
 また、例えば、信号線22bについては、コントローラ20の接続端子を始点として見た場合、コントローラ20の接続端子からY方向上向きへ延び、共通電極21c内の点P5で一旦X方向へ延びた後、点P6でY方向下向きに延び、共通電極21d内の点P7でX方向へ延びた後、点P8でY方向上向きに延び、共通電極21cを経て、共通電極21bのコンタクト35bへ至る。 For example, when the signal line 22b is viewed from the connection terminal of the controller 20 as a starting point, the signal line 22b extends upward from the connection terminal of the controller 20 in the Y direction, and once extends in the X direction at a point P5 in the common electrode 21c. It extends downward in the Y direction at the point P6, extends in the X direction at the point P7 in the common electrode 21d, extends upward in the Y direction at the point P8, and reaches the contact 35b of the common electrode 21b through the common electrode 21c.
 信号線22bのダミー延長線52bは、点P5からY方向上向きに延びる第1の部分52b1と、点P6からY方向上向きに延びる第2の部分52b2と、コンタクト35bからY方向上向きに延びる第3の部分52b3とを含む。ダミー延長線52bの第1の部分52b1、第2の部分52b2、および第3の部分52b3のY方向における上端部は、Y方向において同じ位置にあり、かつ、ダミー延長線52aの第1の部分52a1、第2の部分52a2、および第3の部分52a3のY方向における上端部とも、同じ位置にある。なお、点P5、点P6、およびコンタクト35bにおいて、信号線22bとダミー延長線52bとは接続状態にある。しかし、ダミー延長線52bは、共通電極21bのタッチ検出信号をコントローラ20へ伝達する信号線としては寄与しない。 The dummy extension line 52b of the signal line 22b includes a first portion 52b1 extending upward in the Y direction from the point P5, a second portion 52b2 extending upward in the Y direction from the point P6, and a third portion extending upward in the Y direction from the contact 35b. Part 52b3. The upper ends in the Y direction of the first portion 52b1, the second portion 52b2, and the third portion 52b3 of the dummy extension line 52b are at the same position in the Y direction, and the first portion of the dummy extension line 52a The upper end portions in the Y direction of 52a1, the second portion 52a2, and the third portion 52a3 are at the same position. Note that the signal line 22b and the dummy extension line 52b are in a connected state at the point P5, the point P6, and the contact 35b. However, the dummy extension line 52 b does not contribute as a signal line for transmitting the touch detection signal of the common electrode 21 b to the controller 20.
 他の信号線22c~22pについても同様に、ダミー延長線52c~52pが設けられている。その結果、ダミー延長線52a~52pを含む信号線22a~22pは、共通電極21が設けられた領域内において、平面視において共通のパターンを有している。言い換えると、ダミー延長線52a~52pを含む信号線22a~22pは、共通電極21と重なる配線面積がすべて等しい。 Similarly, dummy extension lines 52c to 52p are provided for the other signal lines 22c to 22p. As a result, the signal lines 22a to 22p including the dummy extension lines 52a to 52p have a common pattern in plan view in the region where the common electrode 21 is provided. In other words, the signal lines 22a to 22p including the dummy extension lines 52a to 52p all have the same wiring area overlapping the common electrode 21.
 このように、ダミー延長線52a~52pを追加することによって、信号線22a~22pと共通電極21とが重なる配線面積を全ての信号線についてほぼ均一にすることにより、配線ごとの負荷容量をほぼ均一にすることができる。また、ダミー延長線52を、信号線としては寄与しない配線としていることにより、信号線22の配線抵抗の均一性がダミー延長線52によって影響を受けることはない。 As described above, by adding the dummy extension lines 52a to 52p, the wiring area where the signal lines 22a to 22p and the common electrode 21 overlap is made substantially uniform for all the signal lines, so that the load capacity for each wiring is substantially reduced. It can be made uniform. Further, since the dummy extension line 52 is a wiring that does not contribute as a signal line, the uniformity of the wiring resistance of the signal line 22 is not affected by the dummy extension line 52.
 これにより、信号線22の配線抵抗を折り返し部分によってほぼ均一とすることにより、補助容量の電位差による表示ムラを抑制することができることに加えて、配線の負荷容量をほぼ均一にすることができる。したがって、共通電極21に供給される電圧が均一となり、補助容量の電位差による表示ムラをより効果的に抑制し、表示エリア全体で均一な表示を実現することができる。 Thereby, by making the wiring resistance of the signal line 22 substantially uniform by the folded portion, it is possible to suppress display unevenness due to the potential difference of the auxiliary capacitance, and to make the wiring load capacitance substantially uniform. Therefore, the voltage supplied to the common electrode 21 becomes uniform, display unevenness due to the potential difference of the auxiliary capacitance can be more effectively suppressed, and uniform display can be realized in the entire display area.
 なお、本実施形態においては、ダミー延長線52を、信号線22においてY方向に短い部分を補うように設け、かつ、ダミー延長線52a~52pを含む信号線22a~22pが、共通電極21が設けられた領域内において、平面視で共通のパターンを有するように形成した。しかし、ダミー延長線52のパターンは、この具体例のみに限定されない。すなわち、ダミー延長線52を含む信号線22と共通電極21とが重なる配線面積が、全ての信号線22についてほぼ均一となる条件を満たす限りにおいて、任意のパターンを採用することができる。 In the present embodiment, the dummy extension line 52 is provided so as to compensate for a short portion in the Y direction in the signal line 22, and the signal lines 22a to 22p including the dummy extension lines 52a to 52p are connected to the common electrode 21. In the provided region, the common pattern was formed in plan view. However, the pattern of the dummy extension line 52 is not limited to this specific example. That is, any pattern can be adopted as long as the wiring area where the signal line 22 including the dummy extension line 52 and the common electrode 21 overlap is substantially uniform for all the signal lines 22.
 [変形例]
 上述した第1~第3の実施形態について、以下のような変形を加えて実施することも可能である。
[Modification]
The first to third embodiments described above can be implemented with the following modifications.
 [変形例1]
 変形例1は、第1の実施形態の一変形例である。図7は、変形例1において、アクティブマトリクス基板1に形成されている共通電極と信号線との配置を示す図である。図7に示すように、変形例1においては、信号線22a~22dのそれぞれに対して並走するように、冗長配線22A~22Dが設けられている。冗長配線22A~22Dは、コントローラ20の近傍(画素領域外)で信号線22a~22dに接続されている。
[Modification 1]
Modification 1 is a modification of the first embodiment. FIG. 7 is a diagram illustrating an arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the first modification. As shown in FIG. 7, in the first modification, redundant wirings 22A to 22D are provided so as to run in parallel to the signal lines 22a to 22d, respectively. The redundant wirings 22A to 22D are connected to the signal lines 22a to 22d in the vicinity of the controller 20 (outside the pixel area).
 信号線22aと冗長配線22Aとは、接続線22aAによって接続されている。接続線22aAは、信号線22aと冗長配線22Aとの間の少なくとも1か所に設けられていれば良いが、複数箇所に設けられている方が、後述する断線による動作不良を防止する効果の点では好ましい。信号線22b~22dと冗長配線22B~22Dとの間にも同様に、少なくとも一か所(好ましくは複数箇所)に、接続線22bB~22dDが設けられている。 The signal line 22a and the redundant wiring 22A are connected by a connection line 22aA. The connection line 22aA may be provided in at least one place between the signal line 22a and the redundant wiring 22A. However, the provision of the connection line 22aA in a plurality of places is effective in preventing malfunction due to disconnection described later. It is preferable in terms. Similarly, connection lines 22bB to 22dD are provided at least at one place (preferably a plurality of places) between the signal lines 22b to 22d and the redundant wirings 22B to 22D.
 このように、信号線22a~22dのそれぞれに対して冗長配線22A~22Dを設けることにより、信号線22a~22dのどこかに断線が生じたとしても、冗長配線22A~22Dによってタッチ検出信号を受信することができる。これにより、第1の実施形態による効果に加えて、断線による動作不良を防止できるという効果も奏する。また、信号線22の配線抵抗を低減できるという効果も奏する。 As described above, by providing the redundant wirings 22A to 22D for the signal lines 22a to 22d, even if a disconnection occurs somewhere in the signal lines 22a to 22d, a touch detection signal is transmitted through the redundant wirings 22A to 22D. Can be received. Thereby, in addition to the effect by 1st Embodiment, there also exists an effect that the malfunctioning by disconnection can be prevented. In addition, there is an effect that the wiring resistance of the signal line 22 can be reduced.
 [変形例2]
 変形例2は、第1の実施形態の他の変形例である。図8は、変形例2において、アクティブマトリクス基板1に形成されている共通電極と信号線との配置を示す図である。図8に示すように、変形例2においては、信号線22a上で、コンタクト35aよりもコントローラ20に近い側に、2つの冗長コンタクト35a1が設けられている。また、信号線22aが、コンタクト35aよりも延長され、延長された部分にも、2つの冗長コンタクト35a2が設けられている。すなわち、変形例2においては、信号線22aと共通電極21aとは、合計5か所のコンタクト(コンタクト35a、2つの冗長コンタクト35a1、および2つの冗長コンタクト35a2)によって接続されている。
[Modification 2]
Modification 2 is another modification of the first embodiment. FIG. 8 is a diagram showing an arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the second modification. As shown in FIG. 8, in the second modification, two redundant contacts 35a1 are provided on the signal line 22a on the side closer to the controller 20 than the contact 35a. Further, the signal line 22a is extended from the contact 35a, and two redundant contacts 35a2 are provided in the extended portion. That is, in Modification 2, the signal line 22a and the common electrode 21a are connected by a total of five contacts (contact 35a, two redundant contacts 35a1, and two redundant contacts 35a2).
 信号線22bと共通電極21bとの間にも、上記と同様に、コンタクト35bに加えて、冗長コンタクト35b1および冗長コンタクト35b2が設けられている。信号線22c~22dについても同様である。 In the same manner as described above, the redundant contact 35b1 and the redundant contact 35b2 are provided between the signal line 22b and the common electrode 21b in addition to the contact 35b. The same applies to the signal lines 22c to 22d.
 このように、信号線22a~22dと共通電極21a~21dとを接続するコンタクト35a~35dに加えて、冗長コンタクト35a1・a2~35d1・d2を設けたことにより、変形例2は、コンタクト不良に対して冗長性を持たせることができる、という点において第1の実施形態よりも優れた効果を奏する。また、コンタクト抵抗(信号線22と共通電極21との間の接続抵抗)を小さくすることができるという効果も奏する。 Thus, in addition to the contacts 35a to 35d for connecting the signal lines 22a to 22d and the common electrodes 21a to 21d, the redundant contacts 35a1 · a2 to 35d1 · d2 are provided, so that the modified example 2 has a poor contact. On the other hand, there is an effect superior to that of the first embodiment in that redundancy can be provided. In addition, the contact resistance (connection resistance between the signal line 22 and the common electrode 21) can be reduced.
 なお、冗長コンタクトの個数は、図8に示した例に限定されず、任意である。 Note that the number of redundant contacts is not limited to the example shown in FIG. 8 and is arbitrary.
 [変形例3]
 変形例3は、第1の実施形態のさらに他の変形例である。図9は、変形例3において、アクティブマトリクス基板1に形成されている共通電極と信号線との配置を示す図である。図9に示すように、変形例3においては、信号線22bにおいて、共通電極21bと重なる部分に、蛇行部22b2が設けられている。信号線22cにおいても、共通電極21cと重なる部分に、蛇行部22c2が設けられている。信号線22dにおいても同様である。
[Modification 3]
Modification 3 is still another modification of the first embodiment. FIG. 9 is a diagram illustrating an arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the third modification. As shown in FIG. 9, in Modification 3, a meandering portion 22b2 is provided in a portion of the signal line 22b that overlaps the common electrode 21b. Also in the signal line 22c, a meandering portion 22c2 is provided in a portion overlapping the common electrode 21c. The same applies to the signal line 22d.
 信号線22の蛇行部とは、信号線22の延伸方向に対して角度をなす方向に延びる部分を意味する。蛇行部は、信号線22の他の箇所と交差しないことを条件として、任意の形状に構成することができる。なお、蛇行部22b2~22d2の配線長は、信号線22a~22dの配線全長が互いに等しくなるように、折り返し部分22b1~22d1(図2参照)の配線長も加味して調整することが好ましい。 The meandering portion of the signal line 22 means a portion extending in a direction that forms an angle with respect to the extending direction of the signal line 22. The meandering portion can be configured in an arbitrary shape on condition that the meandering portion does not intersect with other portions of the signal line 22. The wiring lengths of the meandering portions 22b2 to 22d2 are preferably adjusted in consideration of the wiring lengths of the folded portions 22b1 to 22d1 (see FIG. 2) so that the total wiring lengths of the signal lines 22a to 22d are equal to each other.
 このように、信号線22b~22dにおいて、折り返し部分22b1~22d1(図2参照)に加えて蛇行部22b2~22d2を設けたことにより、領域を有効に活用して、信号線22b~22dの配線長を長くすることができる。また、信号線22bの蛇行部22b2を、共通電極21bと重なる領域に設けたことにより、他のセグメント(共通電極21a、21c、21d)との間で形成される容量を小さくすることができる。 As described above, the signal lines 22b to 22d are provided with meandering portions 22b2 to 22d2 in addition to the folded portions 22b1 to 22d1 (see FIG. 2), so that the wiring of the signal lines 22b to 22d can be effectively utilized. The length can be increased. Further, by providing the meandering portion 22b2 of the signal line 22b in a region overlapping the common electrode 21b, the capacitance formed between the other segments ( common electrodes 21a, 21c, and 21d) can be reduced.
 なお、図9には、信号線22b~22dに蛇行部が設けられた構成を例示したが、蛇行部を設ける信号線の本数は任意である。例えば、信号線22c~22dのみに蛇行部を設けても良いし、信号線22dのみに蛇行部を設けることとしても良い。 Although FIG. 9 illustrates the configuration in which the signal lines 22b to 22d are provided with meandering portions, the number of signal lines provided with meandering portions is arbitrary. For example, a meandering portion may be provided only on the signal lines 22c to 22d, or a meandering portion may be provided only on the signal line 22d.
 [変形例4]
 変形例4は、第2の実施形態の一変形例である。図10は、変形例4において、アクティブマトリクス基板1に形成されている共通電極と信号線との配置を示す図である。図10に示すように、変形例4においては、引き出し配線エリア41において、信号線22b~22pのそれぞれに、蛇行部22b3~22p3が設けられている。
[Modification 4]
Modification 4 is a modification of the second embodiment. FIG. 10 is a diagram illustrating an arrangement of common electrodes and signal lines formed on the active matrix substrate 1 in the fourth modification. As shown in FIG. 10, in the fourth modification, meandering portions 22b3 to 22p3 are provided in the lead-out wiring area 41 for the signal lines 22b to 22p, respectively.
 なお、蛇行部22b3~22p3の配線長は、信号線22a~22pの配線全長が互いに等しくなるように、表示エリア(共通電極エリア)内の折り返し部分の配線長も加味して調整することが好ましい。すなわち、図5と図10とを比較することからわかるように、変形例4においては、蛇行部22b3~22p3が設けられた分だけ、表示エリア内の折り返し部分の配線長が小さく形成されている。 Note that the wiring length of the meandering portions 22b3 to 22p3 is preferably adjusted in consideration of the wiring length of the folded portion in the display area (common electrode area) so that the total wiring length of the signal lines 22a to 22p is equal to each other. . That is, as can be seen from a comparison between FIG. 5 and FIG. 10, in the modified example 4, the wiring length of the folded portion in the display area is reduced by the amount of the meandering portions 22b3 to 22p3. .
 このように、変形例4は、引き出し線エリア41に、信号線22a~22pの配線長の差を小さくするための蛇行部22b3~22p3を設けたことが特徴である。これにより、表示エリア(共通電極エリア)の配線長を、蛇行部22b3~22p3の分だけ短くすることができる。この結果、表示エリア部における配線抵抗や寄生容量を低減できるという効果がある。 As described above, the modification 4 is characterized in that meandering portions 22b3 to 22p3 for reducing the difference in wiring length between the signal lines 22a to 22p are provided in the lead-out line area 41. Thereby, the wiring length of the display area (common electrode area) can be shortened by the meandering portions 22b3 to 22p3. As a result, the wiring resistance and parasitic capacitance in the display area can be reduced.
 なお、図10には、信号線22b~22pに蛇行部が設けられた構成を例示したが、蛇行部を設ける信号線の本数は任意である。 10 illustrates the configuration in which the signal lines 22b to 22p are provided with meandering portions, the number of signal lines provided with meandering portions is arbitrary.
[実施形態および変形例の組み合わせ]
 以上、本発明の実施形態と変形例について説明したが、上記に開示した実施形態および変形例を適宜組み合わせて実施することも可能である。例えば、第1の実施形態に対して、第3の実施形態のダミー延長線を適用することができる。また、例えば、第2の実施形態に対して変形例1~3を適用することも可能である。あるいは、第3の実施形態に対して、変形例1~4を組み合わせても良い。また、変形例3と変形例4とを組み合わせても良い。
[Combination of Embodiments and Modifications]
The embodiment and the modification of the present invention have been described above. However, the embodiment and the modification disclosed above can be combined as appropriate. For example, the dummy extension line of the third embodiment can be applied to the first embodiment. Further, for example, the first to third modifications can be applied to the second embodiment. Alternatively, Modifications 1 to 4 may be combined with the third embodiment. Further, Modification 3 and Modification 4 may be combined.
 例えば、第3の実施形態で説明したダミー延長線を、変形例1の冗長配線と組み合わせた構成(変形例5)を、図11に示す。図11に示した構成では、信号線22aのダミー延長線53aは、コンタクト35aからY方向上向きに延びた後、X方向へ延長し、Y方向下向きにさらに伸びる第1の部分53a1と、冗長配線22Aのコンタクト35AからY方向上向きに延びた後、X方向へ延長し、Y方向下向きにさらに伸びる第2の部分53a12とを含む。 For example, FIG. 11 shows a configuration (Modification 5) in which the dummy extension line described in the third embodiment is combined with the redundant wiring of Modification 1. In the configuration shown in FIG. 11, the dummy extension line 53a of the signal line 22a extends from the contact 35a in the Y direction upward, then extends in the X direction, and further extends downward in the Y direction. The second portion 53a12 extends from the contact 35A of 22A upward in the Y direction, then extends in the X direction, and further extends downward in the Y direction.
 また、信号線22bのダミー延長線53bは、信号線22bがX方向に沿って延長している部分から、Y方向上向きに伸びる第1~第4の部分53b1~53b4と、コンタクト35bおよび35BからY方向下向きに延びる第5および第6の部分53b5,53b6とを含む。第1~第6の部分53b1~53b6は、信号線22bおよび冗長配線22BにおいてY方向に進展する部分の延長線上に設けられている。 Further, the dummy extension line 53b of the signal line 22b includes first to fourth parts 53b1 to 53b4 extending upward from the part where the signal line 22b extends along the X direction, and contacts 35b and 35B. And fifth and sixth portions 53b5 and 53b6 extending downward in the Y direction. The first to sixth portions 53b1 to 53b6 are provided on extension lines of portions extending in the Y direction in the signal line 22b and the redundant wiring 22B.
 信号線22cおよび冗長配線22C、ならびに、信号線22dおよび冗長配線22Dに対しても、同様にダミー延長線が設けられている。 Similarly, dummy extension lines are provided for the signal line 22c and the redundant wiring 22C, and the signal line 22d and the redundant wiring 22D.
 なお、第3の実施形態と同様に、ダミー延長線53は、信号線22a~22dおよび冗長配線22A~22Dと接続状態にある。しかし、ダミー延長線53は、共通電極21のタッチ検出信号をコントローラ20へ伝達する信号線としては寄与しない。 As in the third embodiment, the dummy extension line 53 is connected to the signal lines 22a to 22d and the redundant wirings 22A to 22D. However, the dummy extension line 53 does not contribute as a signal line for transmitting the touch detection signal of the common electrode 21 to the controller 20.
 1…アクティブマトリクス基板、2…対向基板、3…液晶層、10…タッチパネル一体型表示装置、20…コントローラ、21…共通電極、22…信号線、22A~22D…冗長配線、31…画素電極、32…ゲート配線、33…ソース配線、35…コンタクト、40…表示エリア、41…引き出し線エリア、52…ダミー延長線、53…ダミー延長線 DESCRIPTION OF SYMBOLS 1 ... Active matrix substrate, 2 ... Counter substrate, 3 ... Liquid crystal layer, 10 ... Touch panel integrated display device, 20 ... Controller, 21 ... Common electrode, 22 ... Signal line, 22A-22D ... Redundant wiring, 31 ... Pixel electrode, 32 ... Gate wiring, 33 ... Source wiring, 35 ... Contact, 40 ... Display area, 41 ... Lead-out line area, 52 ... Dummy extension line, 53 ... Dummy extension line

Claims (10)

  1.  アクティブマトリクス基板と、
     前記アクティブマトリクス基板と対向する対向基板と、
     前記アクティブマトリクス基板と前記対向基板とに挟まれた液晶層と、
     前記アクティブマトリクス基板に形成された複数の画素電極と、
     前記アクティブマトリクス基板に形成され、前記複数の画素電極との間で静電容量を形成する複数の共通電極と、
     前記アクティブマトリクス基板に配置され、前記複数の共通電極に対する制御信号を生成するコントローラと、
     前記コントローラと前記複数の共通電極のそれぞれとを接続する複数の信号線と、を備え、
     前記複数の信号線のうち、前記コントローラから最も遠い共通電極以外の共通電極に接続されている信号線の少なくとも一部が、前記共通電極が形成された領域内で折り返し部分を有する、タッチパネル一体型表示装置。
    An active matrix substrate;
    A counter substrate facing the active matrix substrate;
    A liquid crystal layer sandwiched between the active matrix substrate and the counter substrate;
    A plurality of pixel electrodes formed on the active matrix substrate;
    A plurality of common electrodes formed on the active matrix substrate and forming capacitances with the plurality of pixel electrodes;
    A controller disposed on the active matrix substrate and generating a control signal for the plurality of common electrodes;
    A plurality of signal lines connecting the controller and each of the plurality of common electrodes,
    The touch panel integrated type in which at least a part of the signal lines connected to the common electrode other than the common electrode farthest from the controller among the plurality of signal lines has a folded portion in a region where the common electrode is formed. Display device.
  2.  前記アクティブマトリクス基板にゲート配線およびソース配線をさらに備え、
     前記折り返し部分は、前記ゲート配線およびソース配線の少なくとも一方に平面視において重なるよう配置された、請求項1に記載のタッチパネル一体型表示装置。
    The active matrix substrate further includes a gate wiring and a source wiring,
    The touch panel integrated display device according to claim 1, wherein the folded portion is arranged to overlap at least one of the gate wiring and the source wiring in a plan view.
  3.  前記複数の信号線は、前記コントローラとの接続端子から前記共通電極とのコンタクトとの間の配線抵抗がほぼ等しい、請求項1または2に記載のタッチパネル一体型表示装置。 3. The touch panel integrated display device according to claim 1, wherein the plurality of signal lines have substantially the same wiring resistance between a connection terminal with the controller and a contact with the common electrode.
  4.  前記複数の信号線のそれぞれがダミー延長線を含み、
     前記複数の信号線において、前記共通電極と重なる面積がほぼ等しい、請求項1~3のいずれか一項に記載のタッチパネル一体型表示装置。
    Each of the plurality of signal lines includes a dummy extension line,
    The touch panel integrated display device according to any one of claims 1 to 3, wherein an area of the plurality of signal lines overlapping with the common electrode is substantially equal.
  5.  前記ダミー延長線を含む前記複数の信号線のそれぞれが、前記共通電極が形成された領域内で、平面視で同じパターンに形成されている、請求項4に記載のタッチパネル一体型表示装置。 The touch panel integrated display device according to claim 4, wherein each of the plurality of signal lines including the dummy extension line is formed in the same pattern in a plan view in the region where the common electrode is formed.
  6.  前記複数の信号線のそれぞれに対して並走し、かつ前記信号線に接続された冗長配線をさらに備えた、請求項1~5のいずれか一項に記載のタッチパネル一体型表示装置。 The touch panel integrated display device according to any one of claims 1 to 5, further comprising a redundant wiring that runs parallel to each of the plurality of signal lines and is connected to the signal lines.
  7.  前記複数の信号線のそれぞれにおいて、当該信号線と前記共通電極とを接続する複数のコンタクトが設けられた、請求項1~6のいずれか一項に記載のタッチパネル一体型表示装置。 The touch panel integrated display device according to any one of claims 1 to 6, wherein each of the plurality of signal lines is provided with a plurality of contacts for connecting the signal line and the common electrode.
  8.  前記複数の信号線の少なくとも一部に蛇行部が設けられた、請求項1~7のいずれか一項に記載のタッチパネル一体型表示装置。 The touch panel integrated display device according to any one of claims 1 to 7, wherein a meandering portion is provided in at least a part of the plurality of signal lines.
  9.  前記蛇行部が、当該蛇行部が設けられた信号線が接続された共通電極に重なる位置に設けられた、請求項8に記載のタッチパネル一体型表示装置。 The touch panel integrated display device according to claim 8, wherein the meandering portion is provided at a position overlapping a common electrode to which a signal line provided with the meandering portion is connected.
  10.  前記蛇行部が、引き出し配線エリアに設けられた、請求項8に記載のタッチパネル一体型表示装置。  The touch panel integrated display device according to claim 8, wherein the meandering portion is provided in a lead-out wiring area.
PCT/JP2017/045946 2016-12-26 2017-12-21 Display device integrated with touch panel WO2018123813A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2016-251219 2016-12-26
JP2016251219 2016-12-26

Publications (1)

Publication Number Publication Date
WO2018123813A1 true WO2018123813A1 (en) 2018-07-05

Family

ID=62707625

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2017/045946 WO2018123813A1 (en) 2016-12-26 2017-12-21 Display device integrated with touch panel

Country Status (1)

Country Link
WO (1) WO2018123813A1 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021024745A1 (en) * 2019-08-07 2021-02-11 パナソニックIpマネジメント株式会社 Display system, control device, and control method
CN113253872A (en) * 2021-05-24 2021-08-13 武汉华星光电技术有限公司 Touch panel and display device
DE112020000589T5 (en) 2019-01-30 2021-11-18 Panasonic Intellectual Property Management Co., Ltd. Display device control device, display device control method and display system
DE112020001218T5 (en) 2019-03-14 2021-12-02 Panasonic Intellectual Property Management Co., Ltd. Touch sensing device, touch sensing method for display device, and display system
DE112020001302T5 (en) 2019-03-20 2021-12-16 Panasonic Intellectual Property Management Co., Ltd. Display system, control device and control method
DE112020001859T5 (en) 2019-04-10 2021-12-30 Panasonic Intellectual Property Management Co., Ltd. Display system, control device and control method
DE102021116823A1 (en) 2020-07-01 2022-01-05 Panasonic Intellectual Property Management Co., Ltd. Display device, control device and control method
DE112020001496T5 (en) 2019-03-27 2022-01-13 Panasonic Intellectual Property Management Co., Ltd. Display system, control device and control method
US11256351B2 (en) 2019-03-27 2022-02-22 Panasonic Intellectual Property Management Co., Ltd. Display system
DE112020003745T5 (en) 2019-08-07 2022-05-12 Panasonic Intellectual Property Management Co., Ltd. DISPLAY SYSTEM, CONTROL DEVICE AND CONTROL METHOD
US11941205B2 (en) 2020-03-27 2024-03-26 Panasonic Intellectual Property Management Co., Ltd. Display system, control device, and control method that apply a touch drive signal including a harmonic to common electrodes

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07134305A (en) * 1993-09-17 1995-05-23 Citizen Watch Co Ltd Display device and its driving integrated circuit
JP2003005670A (en) * 2001-06-20 2003-01-08 Toshiba Corp Planar display device
JP2005099414A (en) * 2003-09-25 2005-04-14 Chi Mei Electronics Corp Image display device and integrated circuit
JP2007065150A (en) * 2005-08-30 2007-03-15 Sanyo Epson Imaging Devices Corp Liquid crystal display device
JP2010079314A (en) * 2009-12-25 2010-04-08 Mitsubishi Electric Corp Display device
US8848152B2 (en) * 2010-06-14 2014-09-30 Samsung Display Co., Ltd. Display substrate
WO2015071989A1 (en) * 2013-11-14 2015-05-21 堺ディスプレイプロダクト株式会社 Circuit board and display device
WO2016136272A1 (en) * 2015-02-27 2016-09-01 パナソニック液晶ディスプレイ株式会社 Display panel with touch detection function

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07134305A (en) * 1993-09-17 1995-05-23 Citizen Watch Co Ltd Display device and its driving integrated circuit
JP2003005670A (en) * 2001-06-20 2003-01-08 Toshiba Corp Planar display device
JP2005099414A (en) * 2003-09-25 2005-04-14 Chi Mei Electronics Corp Image display device and integrated circuit
JP2007065150A (en) * 2005-08-30 2007-03-15 Sanyo Epson Imaging Devices Corp Liquid crystal display device
JP2010079314A (en) * 2009-12-25 2010-04-08 Mitsubishi Electric Corp Display device
US8848152B2 (en) * 2010-06-14 2014-09-30 Samsung Display Co., Ltd. Display substrate
WO2015071989A1 (en) * 2013-11-14 2015-05-21 堺ディスプレイプロダクト株式会社 Circuit board and display device
WO2016136272A1 (en) * 2015-02-27 2016-09-01 パナソニック液晶ディスプレイ株式会社 Display panel with touch detection function

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11604542B2 (en) 2019-01-30 2023-03-14 Panasonic Intellectual Property Management Co., Ltd. Display system and control method for display device
DE112020000589T5 (en) 2019-01-30 2021-11-18 Panasonic Intellectual Property Management Co., Ltd. Display device control device, display device control method and display system
US11907477B2 (en) 2019-01-30 2024-02-20 Panasonic Intellectual Property Management Co., Ltd. Display system and control method for display device
DE112020001218T5 (en) 2019-03-14 2021-12-02 Panasonic Intellectual Property Management Co., Ltd. Touch sensing device, touch sensing method for display device, and display system
US11537249B2 (en) 2019-03-14 2022-12-27 Panasonic Intellectual Property Management Co., Ltd. Touch detection device, method, and display that flatten noise on block regions formed by common electrodes
DE112020001302T5 (en) 2019-03-20 2021-12-16 Panasonic Intellectual Property Management Co., Ltd. Display system, control device and control method
US11561644B2 (en) 2019-03-20 2023-01-24 Panasonic Intellectual Property Management Co., Ltd. Display system and control method
US11494029B2 (en) 2019-03-27 2022-11-08 Panasonic Intellectual Property Management Co., Ltd. Display system, control device, and control method
DE112020001496T5 (en) 2019-03-27 2022-01-13 Panasonic Intellectual Property Management Co., Ltd. Display system, control device and control method
US11256351B2 (en) 2019-03-27 2022-02-22 Panasonic Intellectual Property Management Co., Ltd. Display system
DE112020001859T5 (en) 2019-04-10 2021-12-30 Panasonic Intellectual Property Management Co., Ltd. Display system, control device and control method
CN113853574A (en) * 2019-08-07 2021-12-28 松下知识产权经营株式会社 Display system, control device and control method
WO2021024745A1 (en) * 2019-08-07 2021-02-11 パナソニックIpマネジメント株式会社 Display system, control device, and control method
DE112020003745T5 (en) 2019-08-07 2022-05-12 Panasonic Intellectual Property Management Co., Ltd. DISPLAY SYSTEM, CONTROL DEVICE AND CONTROL METHOD
DE112020003747T5 (en) 2019-08-07 2022-05-05 Panasonic Intellectual Property Management Co., Ltd. DISPLAY SYSTEM, CONTROL DEVICE AND CONTROL METHOD
JP7460871B2 (en) 2019-08-07 2024-04-03 パナソニックオートモーティブシステムズ株式会社 Display system, control device and control method
US11586310B2 (en) 2019-08-07 2023-02-21 Panasonic Intellectual Property Management Co., Ltd. Display system and control method
CN113853574B (en) * 2019-08-07 2024-05-10 松下汽车电子系统株式会社 Display system, control device and control method
US11847279B2 (en) 2019-08-07 2023-12-19 Panasonic Intellectual Property Management Co., Ltd. Display system, control device, and control method
US11941205B2 (en) 2020-03-27 2024-03-26 Panasonic Intellectual Property Management Co., Ltd. Display system, control device, and control method that apply a touch drive signal including a harmonic to common electrodes
US11354004B2 (en) 2020-07-01 2022-06-07 Panasonic Intellectual Property Management Co., Ltd. Display device, control device, and control method
DE102021116823A1 (en) 2020-07-01 2022-01-05 Panasonic Intellectual Property Management Co., Ltd. Display device, control device and control method
CN113253872B (en) * 2021-05-24 2023-11-28 武汉华星光电技术有限公司 Touch panel and display device
CN113253872A (en) * 2021-05-24 2021-08-13 武汉华星光电技术有限公司 Touch panel and display device

Similar Documents

Publication Publication Date Title
WO2018123813A1 (en) Display device integrated with touch panel
US11163391B2 (en) Display panel with touch detection function
JP5583187B2 (en) Touch screen integrated display
US11397496B2 (en) Display device including position input function
JP6376989B2 (en) Display device
US20160253024A1 (en) Display panel with touch detection function
JP2019152930A (en) Sensor-equipped display device
JPH1039328A (en) Liquid crystal display device
KR20110137988A (en) Touch sensible display device
US11036107B2 (en) Liquid crystal display device
JP2013232162A (en) Liquid crystal display device with touch panel
US10429970B2 (en) Display device
JP2019053116A (en) Display device with position input function
CN110914793B (en) Display device with touch panel
JP2010164765A (en) Liquid crystal display device
JP6074287B2 (en) Display device
KR20170124670A (en) Touch sensor integrated type display device
JP6727952B2 (en) Display device
US20230152638A1 (en) Active matrix substrate and display panel
US10754465B2 (en) Display device
WO2010029793A1 (en) Active matrix substrate, display panel and display device
US11755076B2 (en) Display device
JP2019179164A (en) Display panel
JP2017076436A (en) Display device
JP5919133B2 (en) Liquid crystal display

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17888144

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17888144

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP