WO2017186104A1 - Pwm generation circuit - Google Patents

Pwm generation circuit Download PDF

Info

Publication number
WO2017186104A1
WO2017186104A1 PCT/CN2017/081912 CN2017081912W WO2017186104A1 WO 2017186104 A1 WO2017186104 A1 WO 2017186104A1 CN 2017081912 W CN2017081912 W CN 2017081912W WO 2017186104 A1 WO2017186104 A1 WO 2017186104A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
circuit
capacitor
sawtooth
voltage
Prior art date
Application number
PCT/CN2017/081912
Other languages
French (fr)
Chinese (zh)
Inventor
万黎
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Publication of WO2017186104A1 publication Critical patent/WO2017186104A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K7/00Modulating pulses with a continuously-variable modulating signal
    • H03K7/08Duration or width modulation ; Duty cycle modulation

Definitions

  • the present disclosure relates to the field of communications, for example to a PWM generating circuit.
  • the Pulse Width Modulation (PWM) generator can generally output the PWM wave by using the MCU output pin or the control special chip controlled by the MCU.
  • PWM Pulse Width Modulation
  • an additional design of the single-chip circuit is required, and an interface circuit for realizing communication between the single-chip microcomputer and the upper-level control machine is required. This additionally increases the complexity of the software and hardware design of the system.
  • the MCU needs to do additional software development, which extends the development cycle and increases the cost.
  • the output PWM wave requires additional microcontrollers, etc., which increases system complexity, long development cycle, and increased cost. No effective solution has been proposed.
  • the present disclosure provides a PWM generating circuit, which can solve the problem that the output PWM wave requires an additional single chip, which increases the complexity of the system, shortens the development cycle, and reduces the cost.
  • the embodiment provides a pulse width modulation PWM generating circuit, comprising: a constant current source circuit, a sawtooth wave circuit, a comparison circuit and a controllable DC power supply; the constant current source circuit is set to provide a constant capacitance C1 in the sawtooth wave circuit. a DC current; the sawtooth wave circuit is connected to the constant current source circuit, configured to control a voltage of the capacitor C1 such that the capacitor C1 outputs a sawtooth wave signal; and a comparison circuit respectively with the sawtooth wave circuit and The controllable DC power supply is connected to receive the sawtooth wave signal and the DC signal output by the controllable DC power supply, compare the sawtooth wave signal and the DC signal, and output a PWM signal according to the comparison result.
  • the constant current source circuit may include a voltage reference chip, a resistor R1, an adjustable resistor RP1, and a PNP transistor Q1.
  • the PNP transistor includes a base B, a collector C, and a source E, wherein the resistor R1 is connected between B-E of the PNP transistor, and the adjustable resistor RP1 and the voltage reference chip are connected between B-C of the PNP transistor.
  • the adjustable resistor RP1 is configured to adjust a period of the sawtooth wave signal output by the capacitor C1 by adjusting a self resistance value.
  • controllable DC power source is configured to be connected to the controller, configured to receive a control command of the controller, and output a DC voltage signal corresponding to the control command.
  • the comparison circuit may include: an operational amplifier and a voltage dividing resistor, the operational amplifier is electrically connected to the voltage dividing resistor; and the voltage dividing resistor is configured to divide the direct signal input by the controllable current source to form a voltage dividing signal;
  • the operational amplifier includes a first signal input configured to receive the divided signal.
  • the resistance of the voltage dividing resistor is determined according to a voltage value of a DC signal input by the controllable DC power source.
  • the operational amplifier may further comprise a second signal input configured to receive the sawtooth signal.
  • the operational amplifier may be arranged to compare the sawtooth signal with the divided signal.
  • the operational amplifier may further include a signal output end, configured to output a low level when the sawtooth wave signal is greater than the divided voltage signal, and output high when the sawtooth wave signal is smaller than the divided voltage signal a level in which the high level and the low level are used as PWM signals.
  • a signal output end configured to output a low level when the sawtooth wave signal is greater than the divided voltage signal, and output high when the sawtooth wave signal is smaller than the divided voltage signal a level in which the high level and the low level are used as PWM signals.
  • the operational amplifier is an LM 2903 chip.
  • the sawtooth wave circuit comprises: a timer, and the capacitor and the capacitor C1 are electrically connected.
  • the timer is an ICM 7555 chip.
  • the capacitor C1 is a COG ceramic capacitor or an NPO ceramic capacitor.
  • the PWM signal can be conveniently generated, which can solve the problem of increasing system complexity, long development cycle and increasing cost caused by the output of the PWM wave requiring additional single-chip microcomputer. .
  • Fig. 1 is a block diagram showing the configuration of a PWM generating circuit of this embodiment.
  • 2A is a block diagram showing the structure of a PWM generating circuit of the alternative example.
  • 2B is a block diagram showing the structure of an internal comparator in the ICM 7555 chip in the alternative embodiment.
  • FIG. 3 is a structural block diagram of a controllable PWM wave generator circuit according to an alternative embodiment 1.
  • FIG. 1 is a structural block diagram of a PWM generating circuit according to the embodiment.
  • the generating circuit may include: a constant current source circuit 10, and a sawtooth. Wave circuit 12 and comparison circuit 14.
  • the constant current source circuit 10 is arranged to supply a constant direct current to the capacitor C1 in the sawtooth circuit.
  • the sawtooth circuit 12 is arranged to control the voltage of the capacitor C1 such that the capacitor C1 outputs a sawtooth signal.
  • the sawtooth wave circuit controls the signal output by the capacitor C1 to be a sawtooth wave signal.
  • the comparison circuit 14 is arranged to receive the sawtooth wave output signal, and output a PWM signal according to the comparison result according to the sawtooth wave output signal and the DC signal input by the controllable DC power source 16.
  • the comparison circuit receives the sawtooth wave signal output by the sawtooth wave circuit through the capacitor C1, and further receives the DC signal output by the controllable DC power supply, compares the sawtooth wave signal with the DC signal, and outputs the PWM signal according to the comparison result.
  • comparing the two signals for example, at a time if the sawtooth signal is greater than The DC signal outputs a low level, and if the sawtooth signal is less than the DC signal, it outputs a high level.
  • the constant current source circuit 10 supplies a constant direct current to the capacitor C1 in the sawtooth circuit, and the sawtooth circuit 12 controls the voltage of the capacitor C1 so that the capacitor C1 outputs a sawtooth output signal, and the comparison circuit 14 The sawtooth wave output signal is received, and the PWM signal is output according to the comparison result according to the sawtooth wave output signal and the DC signal input by the controllable DC power source 16.
  • the constant current source circuit 10 may include: a voltage reference chip, a resistor R1, an adjustable resistor RP1, and a PNP. Transistor Q1.
  • the voltage reference chip, the resistor R1, the adjustable resistor RP1, and the two P poles of the PNP transistor Q1 are connected in series, and the N pole of the PNP transistor Q1 is connected to the voltage reference chip and the resistor R1.
  • the PNP transistor Q1 includes a base B, a collector C and a source E, wherein the resistor R1 is connected between the B-E of the PNP transistor, and the adjustable resistor RP1 and the voltage reference chip are connected between the B-C of the PNP transistor.
  • the sawtooth circuit 12 can also include an ICM7555 chip and a capacitor C1.
  • the comparison circuit 14 can include an LM2903 chip and a voltage dividing resistor that can be configured to divide the voltage signal input by the controllable current source.
  • the ICM7555 chip in the sawtooth circuit 12 is a timer.
  • the ICM7555 chip is only an exemplary timer model. In this embodiment, other types of timers can also be used instead of the ICM 7555 chip.
  • the function of the sawtooth circuit is only an exemplary timer model. In this embodiment, other types of timers can also be used instead of the ICM 7555 chip.
  • the function of the sawtooth circuit is a timer.
  • the generating circuit may further include: a controllable DC power source 16, for example, embodied in FIG. 2A as a programmable DC voltage source 16, the controllable DC power source may be configured to receive a control command of the controller, and output and the control The voltage corresponding to the instruction.
  • a controllable DC power source 16 for example, embodied in FIG. 2A as a programmable DC voltage source 16
  • the controllable DC power source may be configured to receive a control command of the controller, and output and the control The voltage corresponding to the instruction.
  • the adjustable resistor RP1 adjusts the period of the sawtooth wave by adjusting its own resistance value; the resistance value of the voltage dividing resistor passes through the DC input of the controllable DC power supply. The voltage value of the signal is determined.
  • the comparison circuit may be further configured to compare the divided signal of the sawtooth wave output signal and the DC signal input by the controllable DC power source by the voltage dividing resistor.
  • the comparison circuit outputs a low level when the sawtooth wave output signal is greater than the divided voltage signal, and outputs a high level when the sawtooth wave output signal is smaller than the divided voltage signal, wherein the high level is The low level is used as a PWM signal.
  • the capacitor C1 can select a COG ceramic capacitor, an NPO ceramic capacitor.
  • the optional embodiment 1 provides a simple high-stability linear remote controllable PWM wave generator circuit
  • FIG. 3 is a structural block diagram of the controllable PWM wave generator circuit according to the first embodiment.
  • the circuit can pass the following modules.
  • the constant current source circuit module 30 (corresponding to the constant current source circuit 10 in FIG. 1), the sawtooth circuit module 32 (corresponding to the sawtooth circuit module 12 in FIG. 1), and the square wave circuit module 34 are embodied by the TL431. (corresponding to the comparison circuit 14 in FIG. 1) and the programmable DC source module 36 (corresponding to the controllable DC power source 16 in FIG. 1).
  • the constant current source circuit module may also be referred to as a constant current source circuit, and the sawtooth wave circuit module may also be referred to as a sawtooth wave circuit.
  • the square wave circuit module 34 may also be referred to as a square wave circuit, and the programmable DC source.
  • the module can also be called a programmable DC source.
  • the constant current source circuit formed by TL431 can provide a constant current source to capacitor C1, and provide a constant current source for capacitor C1. This ensures that the charging voltage waveform on C1 is linear. Waveform. C1 and ICM7555 can form a sawtooth circuit. Because whenever the voltage of C1 rises linearly to 2/3VCC (supply voltage), the ICM7555 internally turns on the discharge loop, which instantly pulls the voltage of C1 down to 1/3VCC. Then the internal discharge circuit of the ICM7555 is turned off, so that the constant current source continues to charge C1. Repeatedly, on capacitor C1 (ICM7555 2, 6, 7 tubes) The foot) forms a signal of a periodic sawtooth wave. In order to make the capacitance of the capacitor C1 unaffected by factors such as temperature and time, the capacitor C1 can use a ceramic capacitor of the COG/NPO type.
  • the square wave circuit can be a comparison circuit formed by an operational amplifier LM2903.
  • the positive input terminal of the op amp is INA+ (the control voltage sent from the programmable DC source passes through the resistor R3, the voltage divider signal of R4) is greater than the INA-voltage of the negative input terminal of the op amp (ie, the periodic sawtooth output of the sawtooth circuit)
  • the output terminal OUT_A is high.
  • the output terminal OUT_A of the operational amplifier is low.
  • the output voltage of the programmable DC source causes the positive input voltage of the op amp to be within the voltage variation range of the capacitor C1 (1/3VCC-2/3VCC), so that a fixed-period square wave signal is formed at the output end, and the square wave signal is formed.
  • the period is equal to the period of the sawtooth signal on capacitor C1.
  • the single circuit and the software design are not needed, the progress of the control process is simplified, the same stable and controllable PWM effect is achieved, the cost is saved, and the efficiency of the entire control system is improved.
  • the constant current source circuit may include U3-TL431, resistor R1, adjustable resistor RP1, and PNP transistor Q1.
  • the TL431 is a 2.5V reference source device and the resistor R1 provides a bias current for the TL431 to operate stably.
  • the PNP transistor Q1 uses a reverse connection mode. The pressure difference between the C and B poles of the PNP transistor is stable, so that there is a stable differential pressure at the 2 end of the RP1. Thus, after power-on, the E pole of Q1 outputs a constant current. Moreover, by adjusting the size of RP1, this current value can be adjusted to change the slope of C1 charging, thereby adjusting the period (or frequency) of the entire sawtooth and PWM waves.
  • the sawtooth circuit module 32 in FIG. 3 may be composed of an ICM7555, a charge and discharge capacitor C1 (to ensure the capacity stability of the C1 capacitor, the capacitor may be a COG or NPO ceramic capacitor) and a filter capacitor C2.
  • the filter capacitor C2 can be electrically connected to the CONTROL_VOLRAGE pin of the ICM7555 chip to stabilize the voltage of the CONTROL_VOLRAGE pin.
  • the ICM7555 has two built-in comparators. Pin 6Threshold and Pin 2trigger are connected to the positive input of one comparator and the negative input of another comparator. The voltage at the other end of the comparator connected to pin 6 is fixed at 2/3 VCC, and the fixed voltage at the other end of the comparator connected to pin 2 is 1/3 VCC.
  • FIG. 2B is a schematic structural diagram of an internal comparator of the ICM 7555 chip.
  • the pin 6Threshold is connected to the positive input terminal of the comparator Comparator A
  • the pin 2trigger is connected to the negative input of the comparator Comparator B. end.
  • the pin CONTROL_VOLTAGE 5 is connected to the negative input of comparator Comparator A and is electrically connected to a fixed voltage of 2/3VCC.
  • the positive input of the comparator Comparator B is electrically connected to a fixed voltage of 1/3 VCC.
  • the internal discharge loop of the 7Discharge pin of the ICM7555 is OFF.
  • the constant current source circuit starts to charge the capacitor C1 constant current
  • the pin 7Discharge is connected.
  • the internal discharge loop state is reversed to the ON state, and then the internal discharge loop is pulled down to the ground, so that the charge stored in the capacitor C1 is quickly released until the voltage of the capacitor C1 is lower than 1/3 VCC, and the state of the internal discharge loop connected to the pin 7Discharge is switched to In the OFF state, the voltage of the capacitor C1 is linearly increased again in the constant current charging mode. Repeatedly, a periodic sawtooth output signal is formed on capacitor C1.
  • the square wave circuit module 34 includes a comparator LM2903 which, as shown in FIG. 2A, includes two input signal terminals INA+ and INA-.
  • the input signal terminal INA- is connected to the periodic sawtooth signal on C1
  • the input signal terminal INA+ is connected to the DC signal after the programmable voltage of the programmable DC source output is divided by the resistors R3 and R4.
  • the output terminal OUT_A of the LM2903 outputs a high level; when the voltage division signal of the programmable DC source is lower than the sawtooth voltage on C1, the output of the LM2903 OUT_A outputs a low level.
  • the LM 2903 is an operational amplifier, and the LM 2903 chip is only an exemplary timer type.
  • other types of operational amplifiers can also implement the functions of the square wave circuit module instead of the LM 2903. .
  • the technical solution of the embodiment can solve the problem of increasing system complexity, long development cycle, and increased cost caused by the output of the PWM wave requiring an additional single-chip microcomputer, etc., thereby eliminating the need for a single-chip circuit, using separate devices, and
  • the existing controllable DC source in industrial control realizes a simple and stable controllable PWM wave generator circuit, which shortens the development cycle and reduces the cost.
  • the present disclosure provides a PWM generating circuit, which can solve the problem of increasing the complexity of the system caused by the output of the PWM wave requiring an additional single chip microcomputer, etc., which can shorten the development cycle and reduce the development cost.

Abstract

A PWM generation circuit. The generation circuit comprises: a constant current source circuit, a sawtooth wave circuit, a comparison circuit and a controllable DC circuit, wherein the constant current source circuit is configured to supply a constant direct current to a capacitor C1 in the sawtooth circuit; the sawtooth circuit is connected to the constant current source circuit, and is configured to control the voltage of the capacitor C1, such that the capacitor C1 outputs a sawtooth output signal; the comparison circuit is connected to the sawtooth wave circuit and the controllable DC power source, respectively, and is configured to receive the sawtooth signal and a DC signal outputted by the controllable DC power source, to compare the sawtooth wave signal with the DC signal, and to output a PWM signal according to the comparison result.

Description

PWM的发生电路PWM generation circuit 技术领域Technical field
本公开涉及通信领域,例如涉及一种PWM的发生电路。The present disclosure relates to the field of communications, for example to a PWM generating circuit.
背景技术Background technique
工业测控中可调脉冲宽度调制(Pulse Width Modulation,PWM)发生器一般可以用单片机编程控制的单片机输出管脚或者控制专用芯片来输出PWM波。使得在测试领域内,需要额外的设计单片机电路,并且需要实现单片机和上位控制机的通讯的接口电路。这样做就额外的增加了系统的软硬件设计复杂度,比如单片机需要做额外的软件开发,使开发的周期延长了,成本增加。In the industrial measurement and control, the Pulse Width Modulation (PWM) generator can generally output the PWM wave by using the MCU output pin or the control special chip controlled by the MCU. In the field of testing, an additional design of the single-chip circuit is required, and an interface circuit for realizing communication between the single-chip microcomputer and the upper-level control machine is required. This additionally increases the complexity of the software and hardware design of the system. For example, the MCU needs to do additional software development, which extends the development cycle and increases the cost.
而输出PWM波需要额外的单片机等而导致的增加系统复杂度,开发周期长,成本增加的问题,尚未提出有效的解决方案。The output PWM wave requires additional microcontrollers, etc., which increases system complexity, long development cycle, and increased cost. No effective solution has been proposed.
发明内容Summary of the invention
本公开提供了一种PWM的发生电路,可以解决输出PWM波需要额外单片机而导致增加系统复杂度的问题,缩短开发周期,降低成本。The present disclosure provides a PWM generating circuit, which can solve the problem that the output PWM wave requires an additional single chip, which increases the complexity of the system, shortens the development cycle, and reduces the cost.
本实施例提供了一种脉冲宽度调制PWM的发生电路,包括:恒流源电路、锯齿波电路、比较电路和可控直流电源;恒流源电路设置为为锯齿波电路中的电容C1提供恒定的直流电流;所述锯齿波电路,与所述恒流源电路连接,设置为控制所述电容C1的电压,使得所述电容C1输出锯齿波信号;比较电路,分别与所述锯齿波电路和所述可控直流电源连接,设置为接收所述锯齿波信号和所述可控直流电源输出的直流信号,比较所述锯齿波信号和所述直流信号,并根据比较结果输出PWM信号。The embodiment provides a pulse width modulation PWM generating circuit, comprising: a constant current source circuit, a sawtooth wave circuit, a comparison circuit and a controllable DC power supply; the constant current source circuit is set to provide a constant capacitance C1 in the sawtooth wave circuit. a DC current; the sawtooth wave circuit is connected to the constant current source circuit, configured to control a voltage of the capacitor C1 such that the capacitor C1 outputs a sawtooth wave signal; and a comparison circuit respectively with the sawtooth wave circuit and The controllable DC power supply is connected to receive the sawtooth wave signal and the DC signal output by the controllable DC power supply, compare the sawtooth wave signal and the DC signal, and output a PWM signal according to the comparison result.
可选地,所述恒流源电路可以包括,电压基准芯片,电阻R1,可调电阻RP1和PNP三极管Q1,PNP晶体管包括基极B、集电极C和源极E,其中,电阻 R1连接在PNP晶体管的B-E之间,可调电阻RP1和电压基准芯片连接在PNP晶体管的B-C之间。Optionally, the constant current source circuit may include a voltage reference chip, a resistor R1, an adjustable resistor RP1, and a PNP transistor Q1. The PNP transistor includes a base B, a collector C, and a source E, wherein the resistor R1 is connected between B-E of the PNP transistor, and the adjustable resistor RP1 and the voltage reference chip are connected between B-C of the PNP transistor.
可选地,所述可调电阻RP1设置为通过调整自身阻值来调整所述电容C1输出的锯齿波信号的周期。Optionally, the adjustable resistor RP1 is configured to adjust a period of the sawtooth wave signal output by the capacitor C1 by adjusting a self resistance value.
可选地,所述可控直流电源配置为与控制器连接,设置为接收控制器的控制指令,并输出与所述控制指令对应的直流电压信号。Optionally, the controllable DC power source is configured to be connected to the controller, configured to receive a control command of the controller, and output a DC voltage signal corresponding to the control command.
可选地,所述比较电路可以包括:运算放大器和分压电阻,运算放大器与分压电阻电连接;分压电阻设置为将可控电流源输入的直接信号进行分压,形成分压信号;运算放大器包括第一信号输入端,设置为接收该分压信号。Optionally, the comparison circuit may include: an operational amplifier and a voltage dividing resistor, the operational amplifier is electrically connected to the voltage dividing resistor; and the voltage dividing resistor is configured to divide the direct signal input by the controllable current source to form a voltage dividing signal; The operational amplifier includes a first signal input configured to receive the divided signal.
可选地,所述分压电阻的阻值根据所述可控直流电源输入的直流信号的电压值确定。Optionally, the resistance of the voltage dividing resistor is determined according to a voltage value of a DC signal input by the controllable DC power source.
可选地,运算放大器还可以包括第二信号输入端,设置为接收锯齿波信号。Optionally, the operational amplifier may further comprise a second signal input configured to receive the sawtooth signal.
可选地,所述运算放大器可以设置为比较所述锯齿波信号与所述分压信号。Alternatively, the operational amplifier may be arranged to compare the sawtooth signal with the divided signal.
可选地,所述运算放大器还可以包括信号输出端,设置为在所述锯齿波信号大于所述分压信号,输出低电平,当所述锯齿波信号小于所述分压信号,输出高电平,其中,将所述高电平和所述低电平作为PWM信号。Optionally, the operational amplifier may further include a signal output end, configured to output a low level when the sawtooth wave signal is greater than the divided voltage signal, and output high when the sawtooth wave signal is smaller than the divided voltage signal a level in which the high level and the low level are used as PWM signals.
可选地,运算放大器为LM 2903芯片。Optionally, the operational amplifier is an LM 2903 chip.
可选地,所述锯齿波电路包括:定时器,定时器和电容C1电连接。Optionally, the sawtooth wave circuit comprises: a timer, and the capacitor and the capacitor C1 are electrically connected.
可选地,定时器为ICM 7555芯片。Optionally, the timer is an ICM 7555 chip.
可选地,所述电容C1为COG陶瓷电容或NPO陶瓷电容。Optionally, the capacitor C1 is a COG ceramic capacitor or an NPO ceramic capacitor.
通过恒流源电路,锯齿波电路以及比较电路的交互过程,能过方便的产生PWM信号,可以解决输出PWM波需要额外的单片机等而导致的增加系统复杂度,开发周期长,成本增加的问题。Through the constant current source circuit, the sawtooth wave circuit and the comparison circuit interaction process, the PWM signal can be conveniently generated, which can solve the problem of increasing system complexity, long development cycle and increasing cost caused by the output of the PWM wave requiring additional single-chip microcomputer. .
附图说明 DRAWINGS
此处所说明的附图用来提供对以下实施例的理解,构成本公开的一部分,以下示意性实施例及说明用于解释本公开,并不构成对本公开的不当限定。在附图中:The drawings described herein are provided to provide an understanding of the following embodiments, which are set forth in the accompanying claims. In the drawing:
图1是本实施例的PWM的发生电路的结构框图。Fig. 1 is a block diagram showing the configuration of a PWM generating circuit of this embodiment.
图2A为本可选示例的PWM的发生电路的结构框图。2A is a block diagram showing the structure of a PWM generating circuit of the alternative example.
图2B为本可选实施例中ICM 7555芯片中内部比较器的结构框图。2B is a block diagram showing the structure of an internal comparator in the ICM 7555 chip in the alternative embodiment.
图3为本可选实施例1的可控PWM波发生器电路的结构框图。FIG. 3 is a structural block diagram of a controllable PWM wave generator circuit according to an alternative embodiment 1.
具体实施方式detailed description
下文中将参考附图并结合实施例来说明本公开的技术方案。在不冲突的情况下,以下实施例及实施例中的特征可以相互组合。Hereinafter, the technical solutions of the present disclosure will be described with reference to the accompanying drawings in conjunction with the embodiments. The features of the following embodiments and examples may be combined with each other without conflict.
需要说明的是,实施例和权利要求书及上述附图中的术语“第一”、“第二”等是用于区别类似的对象,而不必用于描述特定的顺序或先后次序。It is to be noted that the terms "first", "second", and the like in the embodiments and the claims and the above drawings are used to distinguish similar objects, and are not necessarily used to describe a specific order or order.
在本实施例中,提供了一种PWM的发生电路,图1是根据本实施例的PWM的发生电路的结构框图,如图1所示,该发生电路可以包括:恒流源电路10、锯齿波电路12和比较电路14。In this embodiment, a PWM generating circuit is provided. FIG. 1 is a structural block diagram of a PWM generating circuit according to the embodiment. As shown in FIG. 1, the generating circuit may include: a constant current source circuit 10, and a sawtooth. Wave circuit 12 and comparison circuit 14.
恒流源电路10设置为为锯齿波电路中的电容C1提供恒定的直流电流。The constant current source circuit 10 is arranged to supply a constant direct current to the capacitor C1 in the sawtooth circuit.
锯齿波电路12设置为控制所述电容C1的电压,使得所述电容C1输出锯齿波信号。The sawtooth circuit 12 is arranged to control the voltage of the capacitor C1 such that the capacitor C1 outputs a sawtooth signal.
可选地,锯齿波电路控制电容C1输出的信号为锯齿波信号。Optionally, the sawtooth wave circuit controls the signal output by the capacitor C1 to be a sawtooth wave signal.
比较电路14设置为接收所述锯齿波输出信号,根据所述锯齿波输出信号和可控直流电源16输入的直流信号,并根据比较结果输出PWM信号。The comparison circuit 14 is arranged to receive the sawtooth wave output signal, and output a PWM signal according to the comparison result according to the sawtooth wave output signal and the DC signal input by the controllable DC power source 16.
可选地,比较电路接收锯齿波电路通过电容C1输出的锯齿波信号,还接收可控直流电源输出的直流信号,并将锯齿波信号和直流信号进行比较,根据比较结果输出PWM信号。Optionally, the comparison circuit receives the sawtooth wave signal output by the sawtooth wave circuit through the capacitor C1, and further receives the DC signal output by the controllable DC power supply, compares the sawtooth wave signal with the DC signal, and outputs the PWM signal according to the comparison result.
可选地,将两个信号进行比较,例如,在一个时刻,如果锯齿波信号大于 直流信号,则输出低电平,如果锯齿波信号小于直流信号,则输出高电平。Optionally, comparing the two signals, for example, at a time if the sawtooth signal is greater than The DC signal outputs a low level, and if the sawtooth signal is less than the DC signal, it outputs a high level.
可选地,通过恒流源电路10为锯齿波电路中的电容C1提供恒定的直流电流,锯齿波电路12来控制电容C1的电压,使得所述电容C1输出锯齿波输出信号,进而比较电路14接收所述锯齿波输出信号,根据所述锯齿波输出信号和可控直流电源16输入的直流信号,并根据比较结果输出PWM信号。可以解决输出PWM波需要额外的单片机等而导致的增加系统复杂度,开发周期长,成本增加的问题,进而不额外需要单片机电路,使用分离的器件以及工业控制中可控直流源来实现一种简单稳定的可控的PWM波发生器电路,使得开发周期变短,成本减少。Optionally, the constant current source circuit 10 supplies a constant direct current to the capacitor C1 in the sawtooth circuit, and the sawtooth circuit 12 controls the voltage of the capacitor C1 so that the capacitor C1 outputs a sawtooth output signal, and the comparison circuit 14 The sawtooth wave output signal is received, and the PWM signal is output according to the comparison result according to the sawtooth wave output signal and the DC signal input by the controllable DC power source 16. It can solve the problem of increasing system complexity, long development cycle and increasing cost caused by the output of PWM wave requiring additional single-chip microcomputer, etc., and thus does not need additional single-chip circuit, using separate device and controllable DC source in industrial control to realize one kind The simple and stable controllable PWM wave generator circuit makes the development cycle shorter and the cost is reduced.
图2A和图2B为根据本可选示例的PWM的发生电路的结构框图,如图2A和图2B所示,恒流源电路10可以包括:电压基准芯片,电阻R1,可调电阻RP1,PNP三极管Q1。所述电压基准芯片,电阻R1,可调电阻RP1,PNP三极管Q1的两个P极串联连接,所述PNP三极管Q1的N极,与所述电压基准芯片和电阻R1连接。2A and 2B are structural block diagrams of a PWM generating circuit according to the present alternative example. As shown in FIG. 2A and FIG. 2B, the constant current source circuit 10 may include: a voltage reference chip, a resistor R1, an adjustable resistor RP1, and a PNP. Transistor Q1. The voltage reference chip, the resistor R1, the adjustable resistor RP1, and the two P poles of the PNP transistor Q1 are connected in series, and the N pole of the PNP transistor Q1 is connected to the voltage reference chip and the resistor R1.
可选地,PNP三极管Q1包括基极B、集电极C和源极E,其中,电阻R1连接在PNP晶体管的B-E之间,可调电阻RP1和电压基准芯片连接在PNP晶体管的B-C之间。Optionally, the PNP transistor Q1 includes a base B, a collector C and a source E, wherein the resistor R1 is connected between the B-E of the PNP transistor, and the adjustable resistor RP1 and the voltage reference chip are connected between the B-C of the PNP transistor.
锯齿波电路12还可以包括:ICM7555芯片和电容C1。比较电路14可以包括:LM2903芯片和分压电阻,该分压电阻可以设置为分压所述可控电流源输入的电压信号。The sawtooth circuit 12 can also include an ICM7555 chip and a capacitor C1. The comparison circuit 14 can include an LM2903 chip and a voltage dividing resistor that can be configured to divide the voltage signal input by the controllable current source.
可选地,锯齿波电路12中的ICM7555芯片为一种定时器,该ICM7555芯片仅为一种举例说明的定时器型号,在本实施例中,其他类型的定时器也可以代替ICM 7555芯片实现锯齿波电路的功能。Optionally, the ICM7555 chip in the sawtooth circuit 12 is a timer. The ICM7555 chip is only an exemplary timer model. In this embodiment, other types of timers can also be used instead of the ICM 7555 chip. The function of the sawtooth circuit.
可选地,发生电路还可以包括:可控直流电源16,例如,图2A中体现为程控直流电压源16,该可控直流电源可以设置为接收控制器的控制指令,并输出与所述控制指令对应的电压。 Optionally, the generating circuit may further include: a controllable DC power source 16, for example, embodied in FIG. 2A as a programmable DC voltage source 16, the controllable DC power source may be configured to receive a control command of the controller, and output and the control The voltage corresponding to the instruction.
基于图2A所示的电路示意情况,在本实施例中,可调电阻RP1通过调整自身阻值来调整所述锯齿波的周期;分压电阻的阻值通过所述可控直流电源输入的直流信号的电压值确定。Based on the schematic diagram of the circuit shown in FIG. 2A, in the embodiment, the adjustable resistor RP1 adjusts the period of the sawtooth wave by adjusting its own resistance value; the resistance value of the voltage dividing resistor passes through the DC input of the controllable DC power supply. The voltage value of the signal is determined.
可选地,所述比较电路还可以设置为比较所述锯齿波输出信号与所述可控直流电源输入的直流信号经过所述分压电阻分压后的分压信号。在所述锯齿波输出信号大于所述分压信号,所述比较电路输出低电平,当所述锯齿波输出信号小于所述分压信号,输出高电平,其中,将所述高电平和所述低电平作为PWM信号。Optionally, the comparison circuit may be further configured to compare the divided signal of the sawtooth wave output signal and the DC signal input by the controllable DC power source by the voltage dividing resistor. The comparison circuit outputs a low level when the sawtooth wave output signal is greater than the divided voltage signal, and outputs a high level when the sawtooth wave output signal is smaller than the divided voltage signal, wherein the high level is The low level is used as a PWM signal.
可选地,为了使得电容C1上的电压是稳定的,电容C1可以选择COG陶瓷电容、NPO陶瓷电容。Alternatively, in order to make the voltage on the capacitor C1 stable, the capacitor C1 can select a COG ceramic capacitor, an NPO ceramic capacitor.
以下结合可选实施例对上述PWM的产生电路进行解释说明。The above-described PWM generating circuit will be explained below in conjunction with an alternative embodiment.
可选实施例1 Alternative embodiment 1
本可选实施例1提供的是一种简单高稳定线性远程可控PWM波发生器电路,图3为根据本实施例1的可控PWM波发生器电路的结构框图,该电路可以通过以下模块体现:TL431构成的恒流源电路模块30(相当于为图1中的恒流源电路10),锯齿波电路模块32(相当于图1中的锯齿波电路模块12),方波电路模块34(相当于图1中的比较电路14)以及程控直流源模块36(相当于图1中的可控直流电源16)。所述恒流源电路模块又可称为恒流源电路,所述锯齿波电路模块又可称为锯齿波电路,所述方波电路模块34又可称为方波电路,所述程控直流源模块又可称为程控直流源。The optional embodiment 1 provides a simple high-stability linear remote controllable PWM wave generator circuit, and FIG. 3 is a structural block diagram of the controllable PWM wave generator circuit according to the first embodiment. The circuit can pass the following modules. The constant current source circuit module 30 (corresponding to the constant current source circuit 10 in FIG. 1), the sawtooth circuit module 32 (corresponding to the sawtooth circuit module 12 in FIG. 1), and the square wave circuit module 34 are embodied by the TL431. (corresponding to the comparison circuit 14 in FIG. 1) and the programmable DC source module 36 (corresponding to the controllable DC power source 16 in FIG. 1). The constant current source circuit module may also be referred to as a constant current source circuit, and the sawtooth wave circuit module may also be referred to as a sawtooth wave circuit. The square wave circuit module 34 may also be referred to as a square wave circuit, and the programmable DC source. The module can also be called a programmable DC source.
如图2A-2B和图3所示,TL431构成的恒流源电路可以提供一个恒流源给电容C1,为电容C1提供一个恒定的电流源,这样能保证C1上的充电电压波形就是一个线性的波形。C1和ICM7555可以构成锯齿波电路。因为每当C1的电压线性上升到了2/3VCC(供电电压)的时候,ICM7555内部将开启放电回路,它能瞬间把C1的电压下拉至1/3VCC电平。然后ICM7555的内部的放电电路截止,这样恒流源又继续给C1充电。周而复始,在电容C1上(ICM7555的2,6,7管 脚)形成一个周期锯齿波的信号。为了使电容C1的容值不受温度和时间等因素的影响,电容C1可以使用COG/NPO类型的陶瓷电容。As shown in Figure 2A-2B and Figure 3, the constant current source circuit formed by TL431 can provide a constant current source to capacitor C1, and provide a constant current source for capacitor C1. This ensures that the charging voltage waveform on C1 is linear. Waveform. C1 and ICM7555 can form a sawtooth circuit. Because whenever the voltage of C1 rises linearly to 2/3VCC (supply voltage), the ICM7555 internally turns on the discharge loop, which instantly pulls the voltage of C1 down to 1/3VCC. Then the internal discharge circuit of the ICM7555 is turned off, so that the constant current source continues to charge C1. Repeatedly, on capacitor C1 ( ICM7555 2, 6, 7 tubes) The foot) forms a signal of a periodic sawtooth wave. In order to make the capacitance of the capacitor C1 unaffected by factors such as temperature and time, the capacitor C1 can use a ceramic capacitor of the COG/NPO type.
方波电路可以是一个运放LM2903构成的一个比较电路。当运放的正端输入端INA+的电压(从程控直流源送来的控制电压经过电阻R3,R4的分压信号)大于运放负端输入端INA-电压(即锯齿波电路输出的周期锯齿波信号)时,运放输出端OUT_A是高电平。当运放的正端输入端INA+的电压小于运放负端输入端INA-电压时,运放输出端OUT_A是低电平。程控直流源输出电压使运放正端输入电压处于电容C1的电压变化范围之内(1/3VCC-2/3VCC),这样在输出端就形成了一个周期固定的方波信号,该方波信号的周期等于电容C1上的锯齿波信号的周期。当程控直流源在上位机程序控制下变更电压时,这个方波信号的占空比也会随着变化,这样就可以形成PWM信号。而这个PWM信号可以方便的去控制一些加热源,调速风机等,实现控制系统的一体化。The square wave circuit can be a comparison circuit formed by an operational amplifier LM2903. When the positive input terminal of the op amp is INA+ (the control voltage sent from the programmable DC source passes through the resistor R3, the voltage divider signal of R4) is greater than the INA-voltage of the negative input terminal of the op amp (ie, the periodic sawtooth output of the sawtooth circuit) When the wave signal is), the output terminal OUT_A is high. When the voltage of the positive input terminal INA+ of the operational amplifier is less than the INA-voltage of the negative input terminal of the operational amplifier, the output terminal OUT_A of the operational amplifier is low. The output voltage of the programmable DC source causes the positive input voltage of the op amp to be within the voltage variation range of the capacitor C1 (1/3VCC-2/3VCC), so that a fixed-period square wave signal is formed at the output end, and the square wave signal is formed. The period is equal to the period of the sawtooth signal on capacitor C1. When the programmable DC source changes the voltage under the control of the host computer program, the duty cycle of the square wave signal also changes, so that the PWM signal can be formed. And this PWM signal can conveniently control some heating sources, speed control fans, etc., to achieve the integration of the control system.
采用本可选实施例1提供的上述技术方案,无需单片机电路和软件设计,简化控制过程的进步,达到了同样的稳定可控PWM效果,节省了成本,提高了整个控制系统搭建的效率。By adopting the above technical solution provided by the optional embodiment 1, the single circuit and the software design are not needed, the progress of the control process is simplified, the same stable and controllable PWM effect is achieved, the cost is saved, and the efficiency of the entire control system is improved.
可选实施例2 Alternative embodiment 2
如图2A和图2B所示,恒流源电路可以包括U3-TL431,电阻R1,可调电阻RP1以及PNP三极管Q1。TL431是2.5V的基准源器件,电阻R1提供了TL431稳定工作的偏置电流。PNP三极管Q1使用了一个反接使用方式,PNP三极管的C极和B极的压差是稳定的,这样在RP1的2端有一个稳定压差。这样在加电之后Q1的E极输出了一个恒定的电流。而且通过调节RP1的大小,可以调节这个电流值,从而改变C1充电的斜率,进而调节整个的锯齿波和PWM波的周期(或者说频率)。As shown in FIG. 2A and FIG. 2B, the constant current source circuit may include U3-TL431, resistor R1, adjustable resistor RP1, and PNP transistor Q1. The TL431 is a 2.5V reference source device and the resistor R1 provides a bias current for the TL431 to operate stably. The PNP transistor Q1 uses a reverse connection mode. The pressure difference between the C and B poles of the PNP transistor is stable, so that there is a stable differential pressure at the 2 end of the RP1. Thus, after power-on, the E pole of Q1 outputs a constant current. Moreover, by adjusting the size of RP1, this current value can be adjusted to change the slope of C1 charging, thereby adjusting the period (or frequency) of the entire sawtooth and PWM waves.
图3中的锯齿波电路模块32可以是由ICM7555,充放电电容C1(为了确保C1电容的容量稳定性,该电容可以为COG或NPO陶瓷电容)和滤波电容C2组成, 该滤波电容C2可以与ICM7555芯片的CONTROL_VOLRAGE引脚电连接,用于稳定该CONTROL_VOLRAGE引脚的电压。ICM7555内建有2个比较器,引脚6Threshold和引脚2trigger分别连接了一个比较器的正端输入和另外一个比较器的负端输入。引脚6连接的比较器的另外一端电压固定是2/3VCC,而引脚2连接的比较器的另外一端固定电压是1/3VCC。可选地,图2B为ICM 7555芯片的内部比较器的结构示意图,如图2B所示,引脚6Threshold连接至比较器comparator A的正输入端,引脚2trigger连接至比较器comparator B的负输入端。引脚CONTROL_VOLTAGE 5连接至比较器comparator A的负输入端,并与固定电压2/3VCC电连接。比较器comparator B的正输入端与固定电压1/3VCC电连接。The sawtooth circuit module 32 in FIG. 3 may be composed of an ICM7555, a charge and discharge capacitor C1 (to ensure the capacity stability of the C1 capacitor, the capacitor may be a COG or NPO ceramic capacitor) and a filter capacitor C2. The filter capacitor C2 can be electrically connected to the CONTROL_VOLRAGE pin of the ICM7555 chip to stabilize the voltage of the CONTROL_VOLRAGE pin. The ICM7555 has two built-in comparators. Pin 6Threshold and Pin 2trigger are connected to the positive input of one comparator and the negative input of another comparator. The voltage at the other end of the comparator connected to pin 6 is fixed at 2/3 VCC, and the fixed voltage at the other end of the comparator connected to pin 2 is 1/3 VCC. Optionally, FIG. 2B is a schematic structural diagram of an internal comparator of the ICM 7555 chip. As shown in FIG. 2B, the pin 6Threshold is connected to the positive input terminal of the comparator Comparator A, and the pin 2trigger is connected to the negative input of the comparator Comparator B. end. The pin CONTROL_VOLTAGE 5 is connected to the negative input of comparator Comparator A and is electrically connected to a fixed voltage of 2/3VCC. The positive input of the comparator Comparator B is electrically connected to a fixed voltage of 1/3 VCC.
电路上电后,ICM7555的引脚7Discharge连接的内部放电回路是OFF状态,随着恒流源电路开始给电容C1恒流充电,当电容C1的电压超过了2/3VCC时,引脚7Discharge连接的内部放电回路状态反转成ON状态,然后内部放电回路下拉至地,使电容C1存储的电荷迅速释放,直至电容C1的电压低于1/3VCC时,引脚7Discharge连接的内部放电回路状态切换成OFF状态,这样电容C1的电压又在恒流充电模式下线性升高。周而复始,在电容C1上形成了周期锯齿波输出信号。After the circuit is powered up, the internal discharge loop of the 7Discharge pin of the ICM7555 is OFF. As the constant current source circuit starts to charge the capacitor C1 constant current, when the voltage of the capacitor C1 exceeds 2/3VCC, the pin 7Discharge is connected. The internal discharge loop state is reversed to the ON state, and then the internal discharge loop is pulled down to the ground, so that the charge stored in the capacitor C1 is quickly released until the voltage of the capacitor C1 is lower than 1/3 VCC, and the state of the internal discharge loop connected to the pin 7Discharge is switched to In the OFF state, the voltage of the capacitor C1 is linearly increased again in the constant current charging mode. Repeatedly, a periodic sawtooth output signal is formed on capacitor C1.
方波电路模块34包括比较器LM2903,如图2A所示,该LM2903包括2个输入信号端INA+和INA-。输入信号端INA-连接至C1上的周期锯齿波信号,输入信号端INA+连接至程控直流源输出的程控电压经过电阻R3和R4分压之后的直流信号。当程控直流源的分压信号大于C1上的锯齿波电压时,LM2903的输出端OUT_A输出一个高电平;当程控直流源的分压信号低于C1上的锯齿波电压时,LM2903的输出端OUT_A输出一个低电平。这样就可以形成一个固定占空比的方波信号。但由于上位机可以通过通用接口总线(General Purpose Interface Bus,GPIB)或者RS232接口远程控制该程控直流源的输出电压,那么就可以使这个方波信号在程序控制下,变成所需要的PWM信号。而且由于恒流充电的作 用,使这个调节能做到线性调节的,方便上位机的程序的设计。The square wave circuit module 34 includes a comparator LM2903 which, as shown in FIG. 2A, includes two input signal terminals INA+ and INA-. The input signal terminal INA- is connected to the periodic sawtooth signal on C1, and the input signal terminal INA+ is connected to the DC signal after the programmable voltage of the programmable DC source output is divided by the resistors R3 and R4. When the voltage division signal of the programmable DC source is greater than the sawtooth voltage on C1, the output terminal OUT_A of the LM2903 outputs a high level; when the voltage division signal of the programmable DC source is lower than the sawtooth voltage on C1, the output of the LM2903 OUT_A outputs a low level. This makes it possible to form a square wave signal with a fixed duty cycle. However, since the upper computer can remotely control the output voltage of the programmable DC source through a General Purpose Interface Bus (GPIB) or an RS232 interface, the square wave signal can be converted into a required PWM signal under program control. . And because of constant current charging Use, so that this adjustment can be linearly adjusted, which is convenient for the design of the program of the upper computer.
可选地,LM 2903为一种运算放大器,该LM 2903芯片仅为一种举例说明的定时器类型,在本实施例中,其他类型的运算放大器也可以代替LM 2903实现方波电路模块的功能。Optionally, the LM 2903 is an operational amplifier, and the LM 2903 chip is only an exemplary timer type. In this embodiment, other types of operational amplifiers can also implement the functions of the square wave circuit module instead of the LM 2903. .
综上所述,本实施例的技术方案可以解决输出PWM波需要额外的单片机等而导致的增加系统复杂度,开发周期长,成本增加的问题,进而不额外需要单片机电路,使用分离的器件以及现有的工业控制中可控直流源来实现一种简单稳定的可控的PWM波发生器电路,使得开发周期变短,成本减少。In summary, the technical solution of the embodiment can solve the problem of increasing system complexity, long development cycle, and increased cost caused by the output of the PWM wave requiring an additional single-chip microcomputer, etc., thereby eliminating the need for a single-chip circuit, using separate devices, and The existing controllable DC source in industrial control realizes a simple and stable controllable PWM wave generator circuit, which shortens the development cycle and reduces the cost.
工业实用性Industrial applicability
本公开提供了一种PWM的发生电路,能够解决输出PWM波需要额外的单片机等而导致的增加系统复杂度的问题,可以缩短开发周期,降低开发成本。 The present disclosure provides a PWM generating circuit, which can solve the problem of increasing the complexity of the system caused by the output of the PWM wave requiring an additional single chip microcomputer, etc., which can shorten the development cycle and reduce the development cost.

Claims (13)

  1. 一种脉冲宽度调制PWM的发生电路,包括:恒流源电路、锯齿波电路、比较电路和可控直流电源;A pulse width modulation PWM generating circuit comprises: a constant current source circuit, a sawtooth wave circuit, a comparison circuit and a controllable DC power supply;
    所述恒流源电路设置为为锯齿波电路中的电容C1提供恒定的直流电流;The constant current source circuit is configured to provide a constant direct current for the capacitor C1 in the sawtooth circuit;
    所述锯齿波电路,与所述恒流源电路连接,设置为控制所述电容C1的电压,使得所述电容C1输出锯齿波信号;以及The sawtooth wave circuit is connected to the constant current source circuit and configured to control a voltage of the capacitor C1 such that the capacitor C1 outputs a sawtooth wave signal;
    所述比较电路,分别与所述锯齿波电路和所述可控直流电源连接,设置为接收所述锯齿波信号和所述可控直流电源输出的直流信号,比较所述锯齿波信号和所述直流信号,并根据比较结果输出PWM信号。The comparison circuit is respectively connected to the sawtooth wave circuit and the controllable DC power source, and configured to receive the sawtooth wave signal and the DC signal output by the controllable DC power source, compare the sawtooth wave signal with the The DC signal is output and the PWM signal is output according to the comparison result.
  2. 根据权利要求1所述的发生电路,其中,所述恒流源电路包括电压基准芯片,电阻R1,可调电阻RP1和PNP三极管Q1,所述PNP晶体管包括基极B、集电极C和源极E,其中,所述电阻R1连接在PNP晶体管的B-E之间,可调电阻RP1和电压基准芯片连接在PNP晶体管的B-C之间。The generating circuit according to claim 1, wherein said constant current source circuit comprises a voltage reference chip, a resistor R1, an adjustable resistor RP1 and a PNP transistor Q1, said PNP transistor comprising a base B, a collector C and a source E, wherein the resistor R1 is connected between the BEs of the PNP transistors, and the adjustable resistor RP1 and the voltage reference chip are connected between the BCs of the PNP transistors.
  3. 根据权利要求2所述的发生电路,其中,所述可调电阻RP1设置为通过调整自身阻值来调整所述电容C1输出的锯齿波信号的周期。The generating circuit according to claim 2, wherein the adjustable resistor RP1 is set to adjust a period of the sawtooth wave signal output by the capacitor C1 by adjusting a self resistance value.
  4. 根据权利要求1所述的发生电路,其中,所述可控直流电源,配置为与控制器连接,设置为接收控制器的控制指令,并输出与所述控制指令对应的直流电压信号。The generating circuit of claim 1, wherein the controllable DC power source is configured to be coupled to the controller, configured to receive a control command from the controller, and output a DC voltage signal corresponding to the control command.
  5. 根据权利要求1所述的发生电路,其中,所述比较电路包括:运算放大器和分压电阻,所述运算放大器与所述分压电阻电连接;The generating circuit according to claim 1, wherein said comparison circuit comprises: an operational amplifier and a voltage dividing resistor, said operational amplifier being electrically connected to said voltage dividing resistor;
    所述分压电阻设置为将所述可控电流源输入的直流信号进行分压,形成分压信号;以及The voltage dividing resistor is configured to divide a DC signal input by the controllable current source to form a voltage dividing signal;
    所述运算放大器包括第一信号输入端,设置为接收所述分压信号。The operational amplifier includes a first signal input configured to receive the divided signal.
  6. 根据权利要求5所述的发生电路,其中,所述分压电阻的阻值根据所述可控直流电源输入的直流信号的电压值确定。The generating circuit according to claim 5, wherein the resistance of the voltage dividing resistor is determined according to a voltage value of a direct current signal input from the controllable direct current power source.
  7. 根据权利要求5所述的发生电路,其中,所述运算放大器还包括第二信号输入端,设置为接收所述锯齿波信号。 The generating circuit of claim 5 wherein said operational amplifier further comprises a second signal input configured to receive said sawtooth signal.
  8. 根据权利要求7所述的发生电路,其中,所述运算放大器设置为比较所述锯齿波信号与所述分压信号。The generating circuit of claim 7, wherein the operational amplifier is arranged to compare the sawtooth signal with the divided signal.
  9. 根据权利要求8所述的发生电路,其中,所述运算放大器还包括信号输出端,还设置为在所述锯齿波信号大于所述分压信号,输出低电平;当所述锯齿波信号小于所述分压信号,输出高电平,其中,将所述高电平和所述低电平作为PWM信号。The generating circuit according to claim 8, wherein the operational amplifier further comprises a signal output end, and is further configured to output a low level when the sawtooth wave signal is greater than the divided voltage signal; and when the sawtooth wave signal is smaller than The divided signal outputs a high level, wherein the high level and the low level are used as PWM signals.
  10. 根据权利要求5-9中任一项所述的发生电路,其中,所述运算放大器为LM 2903芯片。The generating circuit according to any one of claims 5-9, wherein the operational amplifier is an LM 2903 chip.
  11. 根据权利要求1所述的发生电路,其中,所述锯齿波电路还包括:定时器;所述定时器与所述电容C1电连接。The generating circuit according to claim 1, wherein said sawtooth wave circuit further comprises: a timer; said timer being electrically connected to said capacitor C1.
  12. 根据权利要求11所述的发生电路,其中,所述定时器为I CM 7555芯片。The generation circuit of claim 11 wherein said timer is an I CM 7555 chip.
  13. 根据权利要求1-12任一项所述的发生电路,其中,所述电容C1为COG陶瓷电容或者NPO陶瓷电容。 The generating circuit according to any one of claims 1 to 12, wherein the capacitor C1 is a COG ceramic capacitor or an NPO ceramic capacitor.
PCT/CN2017/081912 2016-04-25 2017-04-25 Pwm generation circuit WO2017186104A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610263832.1A CN107306126A (en) 2016-04-25 2016-04-25 PWM generation circuit
CN201610263832.1 2016-04-25

Publications (1)

Publication Number Publication Date
WO2017186104A1 true WO2017186104A1 (en) 2017-11-02

Family

ID=60150584

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/081912 WO2017186104A1 (en) 2016-04-25 2017-04-25 Pwm generation circuit

Country Status (2)

Country Link
CN (1) CN107306126A (en)
WO (1) WO2017186104A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111490760B (en) * 2020-05-19 2023-05-12 广东海悟科技有限公司 Singlechip high-precision analog quantity output method, device and equipment based on PWM waveform

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101331809A (en) * 2006-04-18 2008-12-24 Lg伊诺特有限公司 Pulse width modulation apparatus and apparatus for driving light source having the same
CN101621288A (en) * 2009-07-29 2010-01-06 南京航空航天大学 Circuit for converting PWM output mode into PFM output mode
CN101984558A (en) * 2010-09-25 2011-03-09 苏州华芯微电子股份有限公司 High-performance saw-tooth wave generating circuit controlled by digital circuit and method thereof
CN102307044A (en) * 2011-09-14 2012-01-04 深圳航天科技创新研究院 Switching power supply PWM (pulse width modulation) controller with variable frequencies

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101388827B1 (en) * 2012-11-01 2014-04-23 삼성전기주식회사 Circuit for generating pulse width modulation signal, and driving circuit for a motor
CN104122924B (en) * 2014-07-18 2016-08-24 苏州华兴源创电子科技有限公司 A kind of switching mode mu balanced circuit and the constant pressure and flow comprising this circuit produce circuit
CN204090126U (en) * 2014-08-18 2015-01-07 Tcl通力电子(惠州)有限公司 Audio frequency PWM circuit and stereo set

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101331809A (en) * 2006-04-18 2008-12-24 Lg伊诺特有限公司 Pulse width modulation apparatus and apparatus for driving light source having the same
CN101621288A (en) * 2009-07-29 2010-01-06 南京航空航天大学 Circuit for converting PWM output mode into PFM output mode
CN101984558A (en) * 2010-09-25 2011-03-09 苏州华芯微电子股份有限公司 High-performance saw-tooth wave generating circuit controlled by digital circuit and method thereof
CN102307044A (en) * 2011-09-14 2012-01-04 深圳航天科技创新研究院 Switching power supply PWM (pulse width modulation) controller with variable frequencies

Also Published As

Publication number Publication date
CN107306126A (en) 2017-10-31

Similar Documents

Publication Publication Date Title
TWI530227B (en) A Silicon - controlled Rectifier Dimming Circuit with Lossless Discharge Circuit and Its
CN104079157B (en) A kind of ultralow pressure start-up circuit of synchronous boost dc-dc
JP7185374B2 (en) Fast mode transitions in power converters
CN203967969U (en) A kind of ultralow pressure start-up circuit of synchronous boost DC-DC transducer
TWI581549B (en) Power output circuit and related control method
WO2017186104A1 (en) Pwm generation circuit
KR20180064264A (en) Electronic apparatus and power supply circuit thereof
TWI547083B (en) Control circuit of power converter and related method
CN107681888B (en) Controller, switch control method and applicable LED driving system
CN105206214A (en) Display voltage supply device, power sequence regulating system and method and display device
CN103775366A (en) Power supply temperature sampling and fan control circuit and power supply device
CN102594135A (en) Boost PFC controller
CN103701421A (en) Volume regulating device, volume regulating method and electronic equipment
CN215072203U (en) Soft start circuit and motor
WO2016026390A1 (en) Motor control circuit for level laser
CN109245513B (en) Starting circuit
CN203645636U (en) Volume adjusting device and electronic apparatus
WO2015051698A1 (en) Led drive device
CN108696267B (en) Driving device and driving method of field effect transistor and power supply device
TW201608365A (en) Micro-controller reset system and reset method thereof
CN215071669U (en) Control device for automatically adjusting charging current based on system startup and shutdown and electronic equipment
CN216672866U (en) Alternating current power supply voltage regulating device and alternating current power supply system
CN210807074U (en) Voltage regulating circuit of photoelectric detector
CN204103812U (en) A kind of circuit for controlling motor for Geoplane
CN211959617U (en) Driving circuit and lamp using same

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17788756

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 17788756

Country of ref document: EP

Kind code of ref document: A1