WO2017103915A1 - Circuit intégré avec convertisseur numérique-analogique interne - Google Patents

Circuit intégré avec convertisseur numérique-analogique interne Download PDF

Info

Publication number
WO2017103915A1
WO2017103915A1 PCT/IL2016/050622 IL2016050622W WO2017103915A1 WO 2017103915 A1 WO2017103915 A1 WO 2017103915A1 IL 2016050622 W IL2016050622 W IL 2016050622W WO 2017103915 A1 WO2017103915 A1 WO 2017103915A1
Authority
WO
WIPO (PCT)
Prior art keywords
bitstream
bit
dac
serial
signal
Prior art date
Application number
PCT/IL2016/050622
Other languages
English (en)
Inventor
Boris BORUKHIN
Original Assignee
Elbit Systems Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elbit Systems Ltd. filed Critical Elbit Systems Ltd.
Publication of WO2017103915A1 publication Critical patent/WO2017103915A1/fr

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/50Digital/analogue converters using delta-sigma modulation as an intermediate step
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00Conversion of the form of the representation of individual digits
    • H03M5/02Conversion to or from representation by pulses
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00Parallel/series conversion or vice versa

Definitions

  • the present invention relates to electronic circuits in general, and to digital to analog converters in particular.
  • a field-programmable gate array is a type of integrated circuit generally composed of a large collection of logic blocks and memory elements configured to implement complex digital computations.
  • An FPGA can be reprogrammed to alter its functionality or application, providing particular advantages over an application specific integrated circuit (ASIC) which is custom manufactured for a specific task. While some FGPAs include certain analog features, they are primarily digital components that produce digital output signals.
  • a "mixed signal" FPGA includes both analog and digital circuitry, such as integrated analog-to-digital converters (ADCs) or digital-to-analog converters (DACs).
  • FIG. 1 is a schematic illustration of an electronic circuit, generally referenced 50, of an exemplary peripheral N-bit digital-to-analog converter (DAC), which is known in the art.
  • DAC circuit 50 includes a group of elements that collectively make up a delta sigma modulator, referenced 54, and further includes a low pass filter, referenced 56.
  • Delta sigma modulator 54 receives the "N"-bit digital input signal and produces a bitstream which represents the input signal level.
  • Low pass filter 56 receives the bitstream from delta sigma modulator 54 and produces a bitstream average value to generate the analog output signal.
  • DAC circuit 50 is a relative simple and straightforward circuit, but is unable to be implemented within an FPGA.
  • DAC circuit 50 represents a separate external or peripheral component that cannot be embedded as part of the FPGA.
  • the need for a separate external component to implement the DAC functionality serves to increase the overall size, the power requirements, and the cost of the complete product.
  • An additional drawback of an external DAC is reduced flexibility and reliability, such as due to the possibility of malfunctioning or damaging of the external component.
  • An FPGA typically includes a unit known as a Serializer/Deserializer (SerDes) to transmit and receive data over a serial differential interface rather than a parallel single-ended signal bus, providing a much higher data transmission rate and minimizing the number of required input/output (I/O) pins.
  • the SerDes includes two main functional blocks: one to convert a parallel bus input into a serial data stream on the transmitter end, and another to convert the serial data stream back to a parallel data output on the receiver end.
  • the functional blocks may be implemented in various architectures and circuitry designs, such as using a phase-locked loop (PLL) driven by a reference clock input to produce the high-speed clock for the serial transmission.
  • PLL phase-locked loop
  • a serial bus can usually operate at a much higher data rate than a parallel bus in a comparable environment, since there is no separate clock signal in a serial interface which eliminates timing skew between clock and data, and there is no need to compensate for delays between the different inputs/outputs of the bus.
  • faster-switching parallel buses consume substantially more power, and are more difficult to route given the lowered timing tolerances.
  • the SerDes thereby enables high speed data transmission over the serial interface, while reducing complexity, cost, power and board space usage associated with needing to implement wide bit-width parallel buses.
  • U.S. Patent No. 8,164,499 to Booth et al. entitled: "Shared- array multiple-output digital-to-analog converter", is directed to an integrated circuit having two or more different digital-to-analog converter (DAC) functions.
  • the integrated circuit includes a current mirror array that is shared by the different DAC functions.
  • the DAC functions may be at least two current DAC (IDAC) functions, configured to receive respective non-zero IDAC input signals and to generate respective non-zero IDAC output signals at the same time.
  • the shared current mirror array may be part of a decision feedback equalizer (DFE) configured to use the shared current mirror array to generate two or more IDAC current signals used to generate an equalized data signal.
  • DFE decision feedback equalizer
  • the DFE equalizer may be part of a serializer-deserializer (SerDes) receiver.
  • the DFE equalizer may include an initial amplifier stage to generate an initial current signal, and a summation node to combine the initial current signal and the IDAC current signals to generate the equalized data signal.
  • U.S. Patent Application Publication No. 2013/0201041 to Roze et al entitled “Digital-to-analog converter (DAC) with common mode tracking and analog-to-digital converter (ADC) functionality to measure DAC common mode voltage", discloses a DAC with common mode tracking and ADC functionality that can be implemented in a SERDES.
  • a first circuit portion is operable as a DAC for generating a DAC common mode voltage signal ("outp").
  • a second circuit portion has a comparator for comparing the DAC common mode voltage signal ("outp") against a received signal common mode voltage (“vsumdc”), where the comparator provides a single-bit output.
  • a single-bit register receives the single-bit output of the comparator and is used to control a feedback circuit, which controls the DAC common mode voltage signal.
  • a digital-to-analog converter for generating an analog output signal respective of a digital input signal.
  • the DAC includes a first circuit portion of an integrated circuit operable as a lookup table (LUT), a serial interface of the integrated circuit, and a second circuit portion operable as a low pass filter.
  • the first circuit portion is configured to receive the digital input signal having a bit-width of "if, where "if is a positive integer greater than 1 , and to produce a corresponding bitstream representing a vector of bit-length "2" + m", where "m” is a positive integer representing marginal vector values of the LUT, and where the total number of ones in the bitstream is equal to " " being a positive integer proportional to the value of the digital input signal.
  • the serial interface is configured to receive the bitstream from the first circuit portion and to produce a corresponding serial bitstream at a higher bit rate.
  • the second circuit portion is configured to convert the serial bitstream into a voltage signal, such that the voltage level of the voltage signal corresponds to the equation: "y I 2" + m", representing the ratio between : the total number of ones in the bitstream, and the bit-length of the bitstream.
  • the frequency of the serial bitstream is a factor of (2" + m) times the parallel clock frequency of the parallel bus of the serial interface.
  • the integrated circuit may be a field-programmable gate array (FPGA).
  • the serial interface may be a serial interface of a serializer/deserializer (SerDes).
  • a method for generating an analog output signal respective of a digital input signal with a digital-to-analog converter (DAC).
  • the method includes the procedure of receiving the digital input signal having a bit-width of "if, where "if is a positive integer greater than 1 , at a first circuit portion of an integrated circuit (IC) operable as a lookup table (LUT), and producing a corresponding bitstream representing a vector of bit-length "2P + m", where "m” is a positive integer representing marginal vector values of the LUT, and where the total number of ones in the bitstream is equal to "y” being a positive integer proportional to the value of the digital input signal.
  • IC integrated circuit
  • LUT lookup table
  • the method further includes the procedure of receiving the bitstream at a serial interface of the integrated circuit and producing a corresponding serial bitstream at a higher bit rate.
  • the method further includes the procedure of converting the serial bitstream into a voltage signal with a second circuit portion operable as a low-pass filter (LPF), such that the voltage level of the voltage signal corresponds to the equation: "y / 2 n + m", representing the ratio between the total number of ones in the bitstream, and the bit-length of the bitstream.
  • the frequency of the serial bitstream is a factor of (2" + m) times the parallel clock frequency of the parallel bus of the serial interface.
  • FIG. 1 is a schematic illustration of an electronic circuit for an exemplary peripheral N-bit digital-to-analog converter (DAC), which is known in the art;
  • DAC digital-to-analog converter
  • FIG. 2 is a schematic illustration of a digital-to-analog converter (DAC) that is primarily implemented on a field-programmable gate array (FPGA), constructed and operative in accordance with an embodiment of the present invention
  • DAC digital-to-analog converter
  • FPGA field-programmable gate array
  • Figure 3 is a schematic illustration of the conversion of an exemplary digital input signal into an analog voltage signal using the DAC of Figure 2, operative in accordance with an embodiment of the present invention.
  • Figure 4 is a screenshot image of an oscilloscope measurement of a DAC signal conversion of an example prototype, operative in accordance with an embodiment of the present invention.
  • the present invention overcomes the disadvantages of the prior art by providing an integrated circuit, such as a field-programmable gate array (FPGA), with an embedded digital-to-analog converter (DAC) that exploits an internal high speed serial interface inherent in the circuit, such as the Serializer/Deserializer (SerDes).
  • the internal DAC includes circuitry for at least a look-up table (LUT) and a low-pass filter (LPF).
  • LUT receives a digital input signal having a bit-width of "if and produces a corresponding bitstream representing a vector of bit-length "2 n " or "2P + m" (where "m” is a positive integer representing marginal vector values of the LUT, as will be discussed further hereinbelow).
  • the total number of ones in the resultant bitstream is proportional to the digital input signal value.
  • the SerDes serially outputs the bitstream at a higher bit rate.
  • the LPF converts the serial bitstream into a voltage signal, such that the voltage signal level is proportional to the ratio between the total number of ones in the bitstream and the bit-length of the bitstream.
  • FIG. 2 is a schematic illustration of a digital-to-analog converter (DAC), generally referenced 100, that is primarily implemented on a field-programmable gate array (FPGA), constructed and operative in accordance with an embodiment of the present invention.
  • the embodiment of Figure 2 is depicted as an FPGA for exemplary purposes only, and it will be appreciated that the present invention is equally applicable to other types of integrated circuits, including but not limited to: application specific integrated circuits (ASICs); programmable system on chips (PSoCs); programmable logic devices (PLDs); digital ICs; mixed ICs; and the like.
  • ASICs application specific integrated circuits
  • PSoCs programmable system on chips
  • PLDs programmable logic devices
  • digital ICs mixed ICs
  • mixed ICs mixed ICs
  • FPGA 1 10 includes a Serializer/Deserializer (SerDes) 124, of which DAC 100 utilizes the serial interface (serializer) portion, as will be discussed hereinbelow.
  • SerDes Serializer/Deserializer
  • the DAC circuit of the present invention may be implemented on any type of serial interface configured to serialize parallel input data so as to enable high speed data transmission (e.g., above approximately 1 GHz).
  • DAC 100 includes a look-up table (LUT) circuit 122, SerDes 124, and a low-pass filter (LPF) circuit 126.
  • LUT 122 is implemented on FPGA 1 10, while LPF 126 is external to FPGA 1 10 but on the printed circuit board (PCB).
  • a LUT is used to quickly realize a complex function in digital logic, where the address is the function input, and the value at that address is the function output.
  • LUT 122 stores an array of values representing vectors which represent different amplitudes (in the form of voltages).
  • LUT 122 is configured to store a total of 2" values, where each value is a vector having a bit-length (size) of 2", and where each 2"-bit vector represents one / bit digital input word, as will be elaborated upon further below (Fig. 3).
  • LUT 122 may be implemented using digital logic design techniques known in the art, such as being embodied by a series of RAM or ROM cells in an array.
  • LPF 126 receives an input (serial) bitstream and produces a voltage signal, by passing through signal frequencies lower than the LPF cutoff frequency while attenuating signal frequencies above the LPF cutoff frequency.
  • the voltage signal is constant as long as the repeatedly transmitted bitstream remains constant (i.e., the vector value remains the same).
  • the output voltage level is proportional to the ratio between ones and zeros in the input bitstream (and in the initial digital input signal), as will be elaborated upon further below (Fig. 3).
  • LPF 126 may be implemented using passive and/or active components based on design techniques known in the art (usually involving an operational amplifier, resistors and capacitors).
  • FIG. 3 is a schematic illustration of the conversion of an exemplary digital input signal into an analog voltage signal using the DAC of Figure 2, operative in accordance with an embodiment of the present invention.
  • LUT 122 outputs a bitstream, referenced 134. The length of the output bitstream is "2"”. The number of ones (1 s) in the output bitstream is equal to the integer "y", where "y" is proportional to the input value.
  • SerDes 124 receives (parallel) bitstream 134 from LUT 122 and serially outputs an identical bitstream 136 at a higher bit rate.
  • the parallel data frequency is represented by "p c //c” (i.e., the internal parallel clock of the parallel bus of SerDes 124)
  • the serial data frequency i.e., the effective data frequency of the serial transmission line of SerDes 124) would correspond to: 2 n * pcik.
  • Serial bitstream 136 is then fed into LPF 126, which outputs an analog voltage signal, referenced 138.
  • the voltage levels (Vcc) may be any suitable value, since the implementation of LPF 126 may include amplification of the signal.
  • the size of the bitstream vector provided by LUT 122 may be a general integer value that is not an exact power of two.
  • SerDes frequency bus-width * Pcik.
  • the bitstream size is typically determined by two factors: the DAC resolution and the physical properties of the SerDes.
  • the DAC resolution refers to the number of different levels which correspond to the number of bitstream vectors.
  • the SerDes physical properties refer to the multiplication factor of SerDes 124, or the number of bits that SerDes 124 can transmit on each clock cycle (usually 40). Increasing the DAC resolution would require sending longer bitstreams, which results in a decrease in the DAC maximum frequency.
  • bitstream frequency represents the SerDes input (parallel) bus width (usually 40) multiplied by the parallel data input frequency. Since multiple cycles of the parallel data clock are used (depending on the required resolution), the parallel frequency should be divided by the number of cycles to reach the input signal maximum frequency, where 2" is the minimal bitstream length. More generally, the minimal bitstream length would be represented by: 2" + m.
  • FIG 4 is a screenshot image of an oscilloscope measurement of a DAC signal conversion of an example prototype, operative in accordance with an embodiment of the present invention.
  • a 6.579MHz signal is produced from a 1 GHz bitstream (serial data frequency) using a prototype DAC in accordance with the present invention.
  • the bitstream size is 80-bits, produced from a 53.12MHz clock (parallel clock frequency), where each clock cycle 20-bits are transmitted.
  • a 170mV noise level was reached.
  • a DAC implemented primarily on an FPGA in accordance with the present invention can be used in various applications.
  • One such application is as an analog video encoder.
  • the DAC can be used to generate different types of video signals, such as: component RGB video signals, Y/C video signals, composite video signals, and the like.
  • the DAC of the present invention may similarly be used to generate different types of audio signals.
  • a composite video signal where the full video is 130.8 IRE (e.g., composed of 123.3 IRE for active video, 7.5 IRE for pedestal and 40 IRE for SYNC).
  • the SerDes can serialize a 40-bit bus each clock cycle. Since 480 different values are used for composite video, each pixel transmission requires 12 clock cycles, so the minimal parallel clock frequency (p c //c) is 162 MHz. Assuming 8-bit resolution is used and 256 bit-length bitstream, this results in a SerDes bitrate of 6480 (since the active video is around 70% of the full signal, the DAC should support more than 256 levels for 8-bit resolution (354).
  • the parallel clock is derived from the pixel clock by multiplying by twelve (12), such that for each pixel, twelve 40-bit vectors can be transmitted. These vectors produce the representation of a single pixel.
  • the pixel clock is derived from the parallel clock using a phase-locked loop (PLL), where the parallel clock is a multiple of the pixel clock: 162 - 13.5 * 12.
  • PLL phase-locked loop
  • Both subcarrier frequency and horizontal frequency i.e., "video line frequency" are derived from the pixel clock.
  • the subcarrier frequency is generated from the pixel clock using a discrete time oscillator (DTO).
  • DTO discrete time oscillator
  • the DAC of the present invention may be used as part of any suitable device or application in order to convert a digital signal into any analog signal within the available constraints (e.g., bandwidth, resolution and noise), such as the analog conversion stage of a video or audio signal generator.
  • constraints e.g., bandwidth, resolution and noise
  • the disclosed DAC of the present invention which is primarily implemented within the FPGA (or other IC) and exploits the inherent high speed serial interface present in the FPGA, enables the generated analog signal to be transmitted directly from the FPGA and thus does not required a dedicated external DAC. This may alleviate the design complexity and other limitations associated with an external DAC, and provide greater flexibility in the analog signal generation, a shorter development time, and improved reliability. Additional outcomes may include reduced price, diminished power consumption, and less board space occupied on the PCB.
  • a method for generating an analog signal respective of a digital input signal with a DAC includes the procedure of receiving the digital input signal having a bit-width of "if, where "if is a positive integer greater than 1 , at a first circuit portion of an integrated circuit operable as a lookup table (LUT), and producing a corresponding bitstream representing a vector of bit-length "2" + m", where "m” is a positive integer representing marginal vector values of the lookup table, and where the total number of ones in said bitstream is equal to "y” being a postive integer proportional to the value of the input signal.
  • LUT lookup table
  • the method further includes the procedure of receiving the bitstream at a serial interface of the integrated circuit and producing a corresponding serial bitstream at a higher bit rate.
  • the method further includes the procedure of converting the serial bitstream into a voltage signal with a second circuit portion operable as a low-pass filter (LPF), such that the voltage level of the voltage signal corresponds to the equation: "y / 2" + m", representing the ratio between the total number of ones in the bitstream, and the bit-length of the bitstream.
  • LPF low-pass filter

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

La présente invention porte sur un convertisseur numérique-analogique destiné à générer des signaux de sortie analogique respectifs de signal d'entrée numérique. Une première partie circuit d'un circuit intégré fonctionnant comme une table de recherche reçoit une entrée numérique dont la largeur binaire est de "n", et produit un flux binaire correspondant représentant un vecteur de longueur binaire "2n+m", "m" étant un entier positif représentant des valeurs de vecteur marginal de table de recherche. Le nombre total de modules dans le flux binaire est égal à "y" étant un entier positif proportionnel à la valeur du signal d'entrée numérique. Une interface en série du circuit intégré reçoit le flux binaire à partir de la première partie circuit et produit un flux binaire en série correspondant à un débit binaire supérieur. Une seconde partie circuit qui peut fonctionner comme un filtre passe-bas convertit le flux binaire en série en un signal de tension. Le niveau de signal de tension correspond à l'équation : "y/2n+m", représentant le rapport entre le nombre total de modules dans le flux binaire, et la longueur binaire du flux binaire.
PCT/IL2016/050622 2015-12-13 2016-06-14 Circuit intégré avec convertisseur numérique-analogique interne WO2017103915A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IL243056A IL243056A (en) 2015-12-13 2015-12-13 Digital to analog converter applied to integrated circuit
IL243056 2015-12-13

Publications (1)

Publication Number Publication Date
WO2017103915A1 true WO2017103915A1 (fr) 2017-06-22

Family

ID=55646022

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IL2016/050622 WO2017103915A1 (fr) 2015-12-13 2016-06-14 Circuit intégré avec convertisseur numérique-analogique interne

Country Status (2)

Country Link
IL (1) IL243056A (fr)
WO (1) WO2017103915A1 (fr)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002071713A2 (fr) * 2001-03-01 2002-09-12 Broadcom Corporation Convertisseur serie-parallele de traitement de signaux numeriques
US7190288B2 (en) * 2003-06-27 2007-03-13 Northrop Grumman Corp. Look-up table delta-sigma conversion
US20090058475A1 (en) * 2006-03-30 2009-03-05 Posdata Co., Ltd. Apparatus and method for digital frequency up-conversion
US8164499B1 (en) * 2010-06-11 2012-04-24 Lattice Semiconductor Corporation Shared-array multiple-output digital-to-analog converter
US20130201041A1 (en) * 2012-02-03 2013-08-08 Avago Technologies Enterprise IP (Singapore) Pte. Ltd. Digital-to-Analog Converter (DAC) With Common Mode Tracking And Analog-to-Digital Converter (ADC) Functionality To Measure DAC Common Mode Voltage
US20150222286A1 (en) * 2014-02-05 2015-08-06 Innophase, Inc. Apparatus and Method for Digital to Analog Conversion with Current Mirror Amplification

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002071713A2 (fr) * 2001-03-01 2002-09-12 Broadcom Corporation Convertisseur serie-parallele de traitement de signaux numeriques
US7190288B2 (en) * 2003-06-27 2007-03-13 Northrop Grumman Corp. Look-up table delta-sigma conversion
US20090058475A1 (en) * 2006-03-30 2009-03-05 Posdata Co., Ltd. Apparatus and method for digital frequency up-conversion
US8164499B1 (en) * 2010-06-11 2012-04-24 Lattice Semiconductor Corporation Shared-array multiple-output digital-to-analog converter
US20130201041A1 (en) * 2012-02-03 2013-08-08 Avago Technologies Enterprise IP (Singapore) Pte. Ltd. Digital-to-Analog Converter (DAC) With Common Mode Tracking And Analog-to-Digital Converter (ADC) Functionality To Measure DAC Common Mode Voltage
US20150222286A1 (en) * 2014-02-05 2015-08-06 Innophase, Inc. Apparatus and Method for Digital to Analog Conversion with Current Mirror Amplification

Also Published As

Publication number Publication date
IL243056A0 (en) 2016-03-31
IL243056A (en) 2017-10-31

Similar Documents

Publication Publication Date Title
US9479190B2 (en) Successive approximation register-based analog-to-digital converter with increased time frame for digital-to-analog capacitor settling
KR102534560B1 (ko) 분해능 프로그램가능 sar adc
US8362940B2 (en) Successive approximation register analog-to-digital converter, and operating clock adjustment method therefor
US7864084B2 (en) Serializer architecture for serial communications
US9716508B1 (en) Dummy signal generation for reducing data dependent noise in digital-to-analog converters
US9397676B1 (en) Low power switching techniques for digital-to-analog converters
US11240079B1 (en) Systems, methods, and devices for high-speed data modulation
CN105874715B (zh) 相位内插和旋转装置和方法
US5696509A (en) Digital to analog converter using capacitors and switches for charge distribution
CN109861690B (zh) 输出反馈时钟占空比调节装置、方法及系统
JP2019047395A (ja) アナログ/デジタル変換回路及び無線通信機
US8669897B1 (en) Asynchronous successive approximation register analog-to-digital converter and operating method thereof
WO2017103915A1 (fr) Circuit intégré avec convertisseur numérique-analogique interne
US7907078B2 (en) Analog-to-digital converter and analog to-digital conversion method
JP3927478B2 (ja) D/aコンバータ
CN115208406A (zh) 混合型数字模拟转换电路、芯片及转换方法
US8310383B2 (en) Generating a jittered digital signal using a serializer device
US9444461B1 (en) Universal input buffer
US11509325B2 (en) Radio-frequency digital-to-analog converter system
KR101377269B1 (ko) 고속으로 대용량의 직렬 데이터를 전송할 수 있는 이미지센서
US10944415B2 (en) Spectrally efficient digital logic (SEDL) analog to digital converter (ADC)
Hai-jun et al. A 12-bit 250MSPS Pipeline ADC with 4Gbps serial output interface
CN111294701B (zh) 信号发生电路及音频处理装置
US20080204293A1 (en) Multi-channel display driver circuit incorporating modified d/a converters
Chen et al. A 4 Gbps current-mode transmitter for 12-bit 250 MSPS ADC

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16875051

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16875051

Country of ref document: EP

Kind code of ref document: A1