WO2017083015A1 - Package on package through mold interconnects - Google Patents
Package on package through mold interconnects Download PDFInfo
- Publication number
- WO2017083015A1 WO2017083015A1 PCT/US2016/053083 US2016053083W WO2017083015A1 WO 2017083015 A1 WO2017083015 A1 WO 2017083015A1 US 2016053083 W US2016053083 W US 2016053083W WO 2017083015 A1 WO2017083015 A1 WO 2017083015A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- solder
- shape memory
- die package
- memory structure
- conductive pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
- H10W70/614—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/016—Manufacture or treatment using moulds
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
- H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
- H10W74/117—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/401—Package configurations characterised by multiple insulating or insulated package substrates, interposers or RDLs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
- H10W72/01208—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using permanent auxiliary members, e.g. using solder flow barriers, spacers or alignment marks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07231—Techniques
- H10W72/07236—Soldering or alloying
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
- H10W72/07253—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting changes in shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/231—Shapes
- H10W72/232—Plan-view shape, i.e. in top view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/231—Shapes
- H10W72/234—Cross-sectional shape, i.e. in side view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/241—Dispositions, e.g. layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/20—Configurations of stacked chips
- H10W90/291—Configurations of stacked chips characterised by containers, encapsulations, or other housings for the stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P80/00—Climate change mitigation technologies for sector-wide applications
- Y02P80/30—Reducing waste in manufacturing processes; Calculations of released waste quantities
Definitions
- This disclosure relates generally to semiconductor packaging that includes one or more Package-on-Package (PoP) through mold interconnects (TMI). More specifically, one or more embodiments can include a shape memory structure situated in a TMI hole to help ensure electrical contact between packages in a PoP TMI.
- PoP Package-on-Package
- TMI mold interconnects
- Package-on-Package is a technology that can be used to stack a first die package on a second die package.
- the one die package is a memory package and the other die package is a logic die package.
- Package flatness properties of a surface of the first and second die packages can impact product yield, such as can be due to Through Mold Interconnect (TMI) failure.
- TMI Through Mold Interconnect
- SMT surface mount technology
- yield depends upon a shape of the first die package, the second die package, as well as the alignment between the two packages during a reflow process.
- Some common failure modes are ball bridging, non-contact opens (NCO), and head-on-pillow (HOP) failure.
- Thinner form-factor packaging increases a challenge provided by warpage, further impacting the device assembly manufacturing processes and the corresponding product yield.
- the thinner packaging has a smaller bump pitch, thus reducing product yield and increasing product cost.
- Existing solutions to address one or more of these electrical interconnect issues includes addition of flux in TMI through holes to help with NCO and HOP failures. Although the flux solution helps improve yield, the flux only helps when the gap between the PoP packages is less than fifteen micrometers.
- FIG. I illustrates, by way of example, a block diagram of an embodiment of a
- FIG. 2 illustrates, by way of example, a block diagram of an embodiment of a
- PoP package that includes a shape memory structure to help reduce ball bridging, NCO, and/or HOP failures.
- FIG. 3 A illustrates, by way of example, an exploded view diagram of a shape memory structure situated on a ball in a TMI through hole of a PoP package.
- FIG. 3B illustrates, by way of example, an exploded view diagram of a shape memory structure situated on a pad in a TMI through hole of a PoP package.
- FIGS. 4A, 4B, and 4C illustrate, by way of example, block diagrams of an embodiment of a process for forming an electrical connection between packages of a PoP package using a shape memory structure.
- FIG. 5 illustrates, by way of example, an embodiment of a method for forming an electrical connection between packages of a PoP package using a shape memory structure.
- FIGS. 6A, 6B, and 6C illustrate, by way of example, block diagrams of another embodiment of a process for forming an electrical connection between packages of a PoP package using a shape memory structure.
- FIG. 7 illustrates, by way of example, an embodiment of a method for forming an electrical connection between packages of a PoP package using a shape memory structure.
- FIG. 8 shows a block diagram example of an electronic device which can include an electrical connection between packages using a shape memory structure as disclosed herein.
- Embodiments discussed herein use a shape memory structure (e.g., a spring, pin, or other shape memory structure that expands when sufficiently heated) to help overcome warpage, misalignment, or other issues in creating a PoP package that includes a Through Mold Interconnect (TMI).
- a shape memory structure e.g., a spring, pin, or other shape memory structure that expands when sufficiently heated
- TMI Through Mold Interconnect
- SMA material includes a combination of materials, such as can include two or more of nickel, titanium, silver, cadmium, copper, aluminum, tin, iron, zinc, silicon, platinum, manganese, cobalt, gallium, niobium, hafnium, and palladium.
- SMA material is nitinol, which is a combination of nickel and titanium.
- Displacement between solder balls in a through hole in a dielectric moid material is controlled in a manner using the shape memory structure.
- the shape memory structure increases the chance of a good solder joint formation, such as to form a reliable electri cal connection between packages of a PoP package.
- the shape memory structure effectively reduces the displacement between one or more solder balls in the moid material through hole of the PoP package.
- the shape memory structure is situated on, or at least partially in, a solder ball or on a package pad.
- the shape memory structure can provide a path for reflowed solder to join.
- the shape memory structure can automatically stretch to its memory shape, such as by being heated as a natural byproduct of a reflow process.
- the shape memory structure (e.g., the stretched spring, straightened pin, or other longer shape memory structure) acts as a molten solder wick that aids in creating a reliable electrical interconnect.
- the shape memory structure being compliant, such as with a controlled elastic constant, can help compensate for a range of gaps between packages of the PoP package, thus decreasing yield losses from connection failures.
- This SMA incorporation can be accomplished in at least two different ways, such as can include attaching the shape memory structure on a solder bail and attaching the shape memory structure on a pad of the package, as is discussed in more detail herein.
- FIG. 1 illustrates, by way of example, a block diagram of an embodiment of a
- the PoP package 100 with ball bridging, NCO, and HOP failures.
- the PoP package 100 includes a first die package 102 and a second die package 104 on the first die package, with a mold material 108 separating the die packages 102 and 104.
- the first die package 102 can include a die 106 attached to pads on a surface thereof,
- the first die package 102 as illustrated includes solder balls 112 on a surface thereof and the second die package 104 includes mating solder balls 1 10 on a surface thai- faces the surface of the first die package 102 that include the solder balls 112.
- the die 106 is connected to the first die package 102 through solder balls 1 16.
- the first die package 102 can be connected to a printed circuit board, or other electrical substrate with contact pads through solder balls 1 18.
- the mold material 108 as illustrated includes a plurality of through holes 114 extending all the way through the mold material 108 to a pad and/or surface of the first die package 02.
- solder connections between the first and the second die packages 102 and 104 are formed in the holes 114 between pairs of aligned solder balls 110 and 1 12.
- the solder balls 1 10 and 1 2 (from bottom to top) of FIG. 1 are illustrated as forming a reliable electrical connection, a HOP connection (a weak, unreliable connection), an open, and two of the solder balls 112 are bridged.
- FIG. 2 illustrates, by way of example, a block diagram of an embodiment of a
- PoP package 200 that includes shape memory structures 220 to help reduce ball bridging, NCO, and/or HOP failures.
- the package 200 is illustrated prior to a reflow process being performed to melt the solder balls 1 10 and 112 and form a solder column (a reliable TMI).
- the shape memory structures 220 of FIG. 2 are illustrated as being partially in the solder balls 1 12.
- one or more of the shape memory structures 220 can be attached to pads on a surface of the first die package 102.
- the solder balls 1 12 may be unnecessary and not used in the formation of a PoP TMI electrical connection.
- Embodiments in which the shape memory stmcture 220 is attached to the solder ball 112 and attached to the pad on the surface of the first die package 102 are discussed in turn.
- FIG. 3 A illustrates, by way of example, an exploded view diagram of a shape memory structure 220 situated partially in a solder ball 112 in a TMI through hole 114 of a PoP package 300A.
- FIG. 3 A is an exploded view diagram of a portion of the package 200 of FIG. 2 outlined with a dashed box labelled "FIG. 3A".
- the package 300A as illustrated includes the first and second die packages
- the first die package 102 includes a conductive contact pad 324 facing a corresponding contact conductive pad 322 on, or at least partially in, the second die package 104.
- the shape memory structure 220 reduces a gap (indicated by the arrows 326) which solder from the solder balls 1 10 and 112 would need to traverse to create a reliable electrical connection during a reflow process.
- the shape memory structure 220 can act as a wick for the solder from the solder balls 110 and 1 12 to flow together and form a reliable electrical connection.
- FIG. 3B illustrates, by way of example, an exploded view diagram of a shape memory structure 220 attached to a pad 324 in a TMI through hole 114 of a PoP package 300B.
- FIG. 3B is an exploded view diagram, similar to FIG. 3 A, with FIG. 3B illustrating the shape memory structure 220 attached directly to the pad 324 instead of the solder ball 1 12.
- the package 300B as illustrated includes the first and second die packages 102 and 104, the solder ball 110 in the through hole 1 14 in the mold material 108 (mold not shown in FIG. 3B), and the shape memory structure 220 attached to the pad 324.
- the shape memory structure 220 can be attached to the pad 324 using a conductive adhesive 328, such as solder, curable conductive paste, a conductive tape, or other conductive adhesive.
- the first die package 102 includes a conductive contact pad 324 facing a corresponding contact conductive pad 322 on, or at least partially in, the second die package 104,
- the spring 220 takes the place of the solder ball 1 12 and reduces a gap (indicated by the arrows 326 in FIG.
- the shape memory structure 220 can act as a wick for the solder from the solder ball 110 to flow to the pad 324 and/or the conductive adhesive 328 and form a reliable electrical connection. More details regarding creating an electrical connection using a spring attached to a pad, such as depicted in FIG. 3B, are provided with regard to FIGS. 6A, 6B, 6C, and 7,
- the shape memory structure 220 is electrically conductive, such as to help current to flow from one die package to another die package.
- a reliable electrical connection can be made between the first die package 102 and the second die package 104 even if solder from the balls 1 10 and/or 1 12 do not reach the other solder ball or the opposing pad 324 or 322.
- a reliable electrical connection can be formed through solder from the solder ball 1 10 contacting the spring 220, such as without contacting the solder of the solder ball 1 12, the conductive adhesive 328, or the pad 324,
- the shape memory structure 220 provides a path through which electrical current can flow between the die packages 102 and 104.
- FIGS. 4 A, 4B, and 4C illustrate, by way of example, block diagrams of an embodiment of a process for forming an electrical connection between packages of a PoP package using a shape memory staicture.
- FIGS. 4A-4C illustrate PoP packages 400 A, 400B, and 400C, respectively, at various stages of an electrical connection formation process.
- the packages 4Q0A-C each include a first die package 102, a second die package 104, pads 132 and 134 on respective die packages 104 and 102, and a shape memory structure 220.
- the package 400A including the shape memory structure 220 attached to and partially embedded in the solder ball 1 12 attached to the pad 134.
- FIG. 4B illustrates the device 400B that includes the device 400A after the shape memory structure 220 and solder ball 110 have been heated. Heating the shape memory structure 220 causes the spring to morph into a shape that has been "programmed" into the spring 220. Heating the shape memory structure 220 and the solder balls 110 and 1 12 can be done during a solder reflow process.
- a shape is programmed into the material by heating the material, forming the material into the desired (programmed) shape, and then cooling the material. In the cooled state the material can be formed into a different shape. Then, when sufficient heat is applied to the material, the material returns to its programmed shape.
- the shape memory structure 220 as shown in FIGS. 4B-C is in its programmed state and the shape memory structure 220 as shown in FIG. 4A is in a deformed, cooled state.
- solder material and/or shape memory structure material experimenting with the solder material and/or shape memory structure material, and/or contacting a solder material and/or shape memory structure material manufacturer.
- FIG. 4C illustrates a device 400C that includes the device 400B after the solders from the respective solder balls 1 10 and 1 12 have become molten and flowed together, by way of being wicked by the shape memory structure 220, to form a solder column 430.
- the solder column 430 forms a contiguous pathway for electrical current to flow between the pads 132 and 134, and thus between the packages 102 and 104.
- FIG 5 illustrates, by way of example, an embodiment of a method 500 for forming an electrical connection between packages of a PoP package using a shape memory structure.
- the method 500 as illustrated includes: attaching a solder ball on a first die package, at operation 502; situating a mold material on the first die package, at operation 504; exposing the solder ball attached to the first die package, at operation 506; heating the exposed solder ball on the first die package, at operation 508; at least partially inserting a shape memory structure into the heated solder ball, at operation 5 0; optionally adding flux to the exposed ball and/or the inserted shape mem or ' structure, at operation 512; situating a second die package on the mold material (such that a solder bail of the second die package is aligned with the shape m emory structure and in a hole that exposes the solder ball of the first die package), at operation 514, and refl owing the package so as to join solder of the two solder balls and form a solder
- the operation 506 can include drilling (e.g., laser of mechanical drilling), chemical etching, or other method of removing mold material on the solder bail, such as to expose the solder ball.
- the operation 510 can include inserting the shape memory stmcture to a depth sufficient to not interfere with the operation 5 14 and still allow the shape memory structure to contact a solder ball on the second die package when sufficiently heated. If the shape memory structure is not deep enough into the solder ball, the shape memory structure will make contact with the solder ball of the second package during operation 514 and create alignment issues.
- the operation 516 generally includes pre-heating the solder and spring to make a temporary connection between the shape memory structure and the solder ball of the second die package, such as to align the first and second die packages relative to each other, heating the solder and the shape memory structure to make the solder molten and expand the shape memory structure to its programmed shape, and then cooling the newly formed solder column electrical connection to permanently join the two solder bails and solidify the shape memory structure, at least partially, into the solder column, such as shown in FIG. 4C.
- FIGS. 6A, 6B, and 6C illustrate, by way of example, block diagrams of another embodiment of a process for forming an electrical connection between packages 102 and 04 of a PoP package 600 A, 600B, and 600C, respectively, using a shape memory structure 220, such as a spring, pin, or other shape memory stmcture that can reduce a gap between electrical contacts (e.g., pad(s) and/or solder ball (s)) when heated.
- a shape memory structure 220 such as a spring, pin, or other shape memory stmcture that can reduce a gap between electrical contacts (e.g., pad(s) and/or solder ball (s)) when heated.
- a shape memory structure 220 such as a spring, pin, or other shape memory stmcture that can reduce a gap between electrical contacts (e.g., pad(s) and/or solder ball (s)) when heated.
- the packages 600 A-C each include a first die package 102,
- the package 600A includes the shape memory structure 220 attached to the pad 134 using a conductive adhesive 328.
- FIG. 6B illustrates the package 600B that includes the package 600A after the shape memory stmcture 220 and solder ball 110 have been heated. Heating the shape memory stmcture 220 causes the spring to morph into a shape that has been "programmed" into the shape memory structure 220. Heating the shape memory
- the temperatures at which the solder of the solder ball 110 flows, the conductive adhesive 328 flows, and the shape memory structure 220 morphs to its programmed shape should be controlled so that the shape memory structure 220 does not fall over, or otherwise tilt, so as to help ensure that the shape memory structure 220 expands towards the solder ball 1 10 and does not create a bridge, NCO, or HOP failure.
- Such temperatures are solder material, conductive adhesive material, and spring material dependent and can be determined by evaluating a specification regarding the solder material or spring material, experimenting with the solder material and/or spring material, and/or contacting a solder material and/or spring material manufacturer.
- FIG. 6C illustrates a device 600C that includes the package 600B after the solder from the solder bail 110 has become molten and flowed to the pad 134, by way of being wicked by the shape memory structure 220, to form a solder column 632.
- the solder column 632 forms a contiguous pathway for electrical current to flow between the pads 132 and 134, and thus between the packages 102 and 104.
- FIG. 7 illustrates, by way of example, an embodiment of a method 700 for forming an electrical connection between packages of a PoP package using a spring.
- the method 700 as illustrated includes: attaching a shape memory staicture on a pad of a first die package (e.g., using a conductive adhesive), at operation 702; situating a mold material on the first die package, at operation 704; exposing the shape memory structure (and at least a portion of the pad) attached to the pad of the first die package, at operation 706; optionally adding flux to the exposed ball and/or the inserted shape memory structure, at operation 708; situating a second die package on the mold material (such that a solder bail of the second die package is aligned with the shape memory structure and in a hole that exposes the solder ball of the first die package), at operation 710; and refl owing the package so as to form a solder column between a pad of the second die package and the pad of the first die package, at operation 712.
- the operation 706 can include drilling (e.g., laser of mechanical drilling), chemical etching, or other method of removing mold material on the shape memory structure and/or the pad, such as to expose the shape memory structure and/or the pad.
- the operation 712 generally includes pre-heating the solder and shape memory structure to make a temporary connection between the shape memoiy stmcture and the solder ball of the second die package, such as to align the first and second die packages relative to each other, heating the solder and the shape memory structure to make the solder molten and lengthen the shape memory stmcture to its programmed shape, and then cooling the newly formed solder column electrical connection to permanently join the pads and solidify the shape memory structure into the solder column, such as shown in FIG. 7C.
- a spring shape can have advantages over other shapes, such as can include the spring shape may be compliant with a wider range of package shapes (e.g., warpage shapes). This is because a pin, for example, has a fixed dimension and may not work for a same range of package shapes as a spring, which has a wide range of length dimensions.
- a weight of the second package on the spring can limit the amount the spring expands in going into its programmed shape.
- the elastic nature (compressibility) of the shape memory stmcture allows it to adjust to any warpage shape, thus helping ensure a good TMI electrical connection.
- Embodiments discussed herein exploit the shape memory properties of SMA alloys, such as nitinol.
- the shape memory structure At temperatures below an austenite phase transition temperature of the shape memory stmcture, the shape memory structure exhibits an elastic-plastic constitutive behavior (the martensite phase) the shape memory stmcture is in a contracted state at room temperature), however, heating the shape memory structure above the austenite temperature makes the shape memory structure revert to its "programmed" shape which happens to be longer than its length in its martensite in this application, thus aiding in the solder wicking process.
- the length refers to its dimension in the direction indicated by the arrows 326 in FIG. 3 A. Wicking redirects the solder, thus aligning the one or more solder balls and corresponding pads on which the solder balls are attached, leading to a reliable electrical connection formation.
- a compressed or otherwise retracted shape memory structure in martensite phase can be attached (e.g., on selected solder balls or pads) at locations with known electrical connection failure issues. After the through moid holes are formed in the mold material, this shape memory structure-on-ball attachment can be achieved using localized laser heating on a few joints and aligning shape memory structure into soft, not molten, solder.
- the stretched dimension of the shape m emory structure at austenite phase can be chosen such that it covers sufficient distance between the bumps to allow wicking of solder and enable reliable electrical connections. As the stretched spring touches the top molten solder, solder wicks down the shape memory structure forming an electri cal connection. Such a solution can accommodate a wide range of package form factors and warpage shapes.
- a compressed shape memory structure in martensite phase is attached directly on the conductive pad of the first die package instead of a solder bump.
- the spring will go into austenite phase stretching to its programmed form.
- the stretched dimension of the shape memory structure at austenite phase can be chosen such that it covers sufficient distance between the solder bump of the second die package and the conductive pad of the first die package to allow wicking of solder along the spring and enable reliable electrical connections. As the stretched shape memory structure touches the top molten solder, solder wicks below forming a joint.
- This solution may have one or more advantages over embodiments in which the shape memory structure is attached to a solder ball as TMI bump pitch nears about 0.4 millimeters or less and/or electrical connection joints include a diameters of about seven millimeters or less.
- FIG. 8 shows a block diagram example of an electronic device which can include an electrical connection between packages using a shape memory structure as disclosed herein.
- An example of an electronic device using one or more packages with a shape memory structure aided PoP TMI electrical connection is included to show an example of a device application for the present disclosure
- FIG. 8 shows an example of an electronic device 800 incorporating a shape memory structure aided PoP TMI electrical connection.
- Electronic device 800 is merely one example of a device in which embodiments of the present disclosure can be used. Examples of electronic devices 800 include, but are not limited to, personal computers, tablet computers, supercomputers, servers,
- electronic device 800 comprises a data processing system that includes a system bus 802 to couple the various components of the system.
- System bus 802 provides communications links among the various components of the electronic device 800 and can be implemented as a single bus, as a combination of busses, or in any other suitable manner.
- An electronic assembly 810 is coupled to system bus 802.
- the electronic assembly 8 0 can include a circuit or combination of circuits.
- the electronic assembly 810 includes a processor 812 which can be of any type.
- processor means any type of computational circuit, such as but not limited to a
- microprocessor a microcontroller
- CISC complex instruction set computing
- microprocessor a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a graphics processor, a digital signal processor (DSP), multiple core processor, or any other type of processor or processing circuit.
- RISC reduced instruction set computing
- VLIW very long instruction word
- DSP digital signal processor
- ASIC application-specific integrated circuit
- the IC can perform any other type of function.
- the electronic device 800 can include an external memory 820, which in turn can include one or more memory elements suitable to the particular application, such as a main memory 822 in the form of random access memory (RAM), one or more hard drives 824, and/or one or more drives that handle removable media 826 such as compact disks (CD), digital video disk (DVD), and the like.
- a main memory 822 in the form of random access memory (RAM)
- hard drives 824 and/or one or more drives that handle removable media 826 such as compact disks (CD), digital video disk (DVD), and the like.
- removable media 826 such as compact disks (CD), digital video disk (DVD), and the like.
- the electronic device 800 can also include a display device 816, one or more speakers 818, and a keyboard and/or controller 830, which can include a mouse, trackball, touch screen, voice-recognition device, or any other device that permits a system user to input information into and receive information from the electronic device 800. Additional Notes and Examples
- a device can include a first die package including a first conductive pad on or at least partially in the first die package, a dielectric mold material on the first die package, the mold material including a hole therethrough at least partially exposing the pad, a second die package including a second conductive pad on or at least partially in the second die package the second die package on the mold material such that the second conductive pad faces the first conductive pad through the hole, and a shape memory structure in the hole and forming a portion of a solder column electrical connection between the first die package and the second die package.
- Example 2 the device of Example 1 includes, wherein the shape memory structure includes a spring that is configured to expand in austenite phase.
- Example 3 the device of Example 2 includes, wherein the shape memory staicture is a two-way shape memoiy staicture that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled,
- Example 4 the device of at least one of Examples 1-2 includes, wherein the solder column includes solder from a first solder and solder from second solder and wherein the first die package includes the first solder ball on the first conductive pad and the second die package includes the second solder ball on the second conductive pad, wherein the shape memoiy structure is attached to the first solder ball and wherein the shape memoiy stmcture is configured to expand to the second solder ball and wick the solder from the first and second solder balls together when sufficiently heated.
- Example 5 the device of at least one of Examples 1-4 includes, wherein the shape memory structure is attached to the first conductive pad by a conductive adhesive, and wherein the solder column includes solder from a second solder ball attached to the second conductive pad, and wherein the shape memory structure is configured to expand to contact the second solder ball and wick solder from the second solder ball to the first conductive pad to form the solder column.
- Example 6 the device of at least one of Examples 1-5 includes, wherein the first die package includes a plurality of first conductive pads on or at least partially in the first die package, wherein the mold material includes a plurality of holes therethrough to at least partially expose each of the plurality of first conductive pads, wherein the solder column is one of a plurality of solder columns, each solder column in a respective hole of the plurality holes, each solder column including solder from a second solder ball, wherein the second die package includes a second plurality of conductive pads on or at least partially in the second die package and the plurality of solder balls attached to a respective second conductive pad of the plurality of second conductive pads, each solder ball situated at least partially in a hole of the plurality of holes, and wherein the shape memory structure is one of a plurality of shape memory structures in respective holes of the plurality holes, each of the shape memory structures located at areas of the first die package or the second die package known to warp.
- Example 7 the device of Example 6 includes, wherein each solder column further includes solder from a first solder ball of a plurality of first solder balls and a shape memory structure of the plurality of shape memory structures, the plurality of first solder balls attached to a respective first conductive pad of the plurality of first conductive pads, and each shape memory structure is attached to a respective first solder ball of the plurality of first solder balls.
- Example 8 the device of Example 6 includes, wherein each solder column further includes a shape memory structure of the plurality of shape memory structures, and each shape memory structure is attached by a conductive adhesive to a respective first conductive pad of the plurality of first conductive pads.
- Example 9 a method can include heating a first solder ball on a first conductive pad of a first die package to soften the first solder ball, situating a shape memory structure at least partially into the softened solder ball, situating a second die package over the first die package to situate a second solder ball attached to a second conductive pad of the second die package near the first solder ball, and reflowing the first and second solder balls together to form a solder column connected to the first and second conductive pads, the solder column including the shape memory structure at least partially embedded therein.
- Example 10 the method of Example 9 includes wherein the shape memory structure includes a spring shape.
- Example 11 the method of Example 10 includes, wherein the shape memory structure is a two-way shape memory structure that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled.
- the shape memory structure is a two-way shape memory structure that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled.
- Example 12 the method of Example 1 1 includes cooling the shape memory staicture to cause the shape memory structure to retract.
- Example 13 the method of Example 12 includes pressing the second die package into a mold material between the first die package and the second die package while cooling the shape memory structure.
- Example 14 the method of Example 13 includes situating the mold material over the first solder ball and the first die package, and removing a portion of the mold material to create a through mold hole that exposes the first solder ball and at least a portion of the first conductive pad, prior to heating the first solder ball ,
- a method can include attaching, using a conductive adhesive, a shape memory structure on a first conductive pad of a first die package, situating a second die package over the first die package to situate a solder bail attached to a second conductive pad of the second die package near the shape memory structure, and refl owing the solder ball to form a solder column connected to the first and second conductive pads, the solder column including the shape memory structure at least partially embedded therein.
- Example 16 the method of Example 15 includes, wherein the shape memory structure includes a spring shape.
- Example 17 the method of Example 16 includes, wherein the shape memory structure is a two-way shape memory structure that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled.
- the shape memory structure is a two-way shape memory structure that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled.
- Example 18 the method of Example 17 includes cooling the shape memory structure to cause the shape memory staicture to retract.
- Example 19 the method of Example 18 includes pressing the second die package into a mold material between the first die package and the second die package while cooling the shape memory structure.
- Example 20 the method of Example 19 includes situating the mold material over the shape memory structure and the first die package, and removing a portion of the mold material to create a through mold hole that exposes the shape memory structure and at least a portion of the first conductive pad, prior to attaching the shape memory material to the first conductive pad.
- present inventors also contemplate examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
Abstract
Discussed generally herein are methods and devices for more reliable Package on Package (PoP) Through Mold Interconnects (TMIs). A device can include a first die package including a first conductive pad on or at least partially in the first die package, a dielectric mold material on the first die package, the mold material including a hole therethrough at least partially exposing the pad, a second die package including a second conductive pad on or at least partially in the second die package the second die package on the mold material such that the second conductive pad faces the first conductive pad through the hole, and a shape memory structure in the hole and forming a portion of a solder column electrical connection between the first die package and the second die package.
Description
[0001] This patent application claims the benefit of priority to U.S. Application Serial
No. 14/937,022, filed November 10, 2015, which is incorporated by reference herein in its entirety.
Technical Field
[0002] This disclosure relates generally to semiconductor packaging that includes one or more Package-on-Package (PoP) through mold interconnects (TMI). More specifically, one or more embodiments can include a shape memory structure situated in a TMI hole to help ensure electrical contact between packages in a PoP TMI.
Background Art
[0003] Package-on-Package (PoP) is a technology that can be used to stack a first die package on a second die package. In some instances, the one die package is a memory package and the other die package is a logic die package. Package flatness properties of a surface of the first and second die packages can impact product yield, such as can be due to Through Mold Interconnect (TMI) failure. In instances that include a second die package that includes a surface mount technology (SMT) interconnect for mounting on the first die package, yield depends upon a shape of the first die package, the second die package, as well as the alignment between the two packages during a reflow process. Some common failure modes are ball bridging, non-contact opens (NCO), and head-on-pillow (HOP) failure.
Thinner form-factor packaging increases a challenge provided by warpage, further impacting the device assembly manufacturing processes and the corresponding product yield. The thinner packaging has a smaller bump pitch, thus reducing product yield and increasing product cost. Existing solutions to address one or more of these electrical interconnect issues includes addition of flux in TMI through holes to help with NCO and HOP failures. Although the flux solution helps improve yield, the flux only helps when the gap between the PoP packages is less than fifteen micrometers.
Brief Description of the Drawings
[0004] FIG. I illustrates, by way of example, a block diagram of an embodiment of a
PoP package with ball bridging, NCO, and HOP failures.
[0005] FIG. 2 illustrates, by way of example, a block diagram of an embodiment of a
PoP package that includes a shape memory structure to help reduce ball bridging, NCO, and/or HOP failures.
[0006] FIG. 3 A illustrates, by way of example, an exploded view diagram of a shape memory structure situated on a ball in a TMI through hole of a PoP package.
[0007] FIG. 3B illustrates, by way of example, an exploded view diagram of a shape memory structure situated on a pad in a TMI through hole of a PoP package.
[0008] FIGS. 4A, 4B, and 4C illustrate, by way of example, block diagrams of an embodiment of a process for forming an electrical connection between packages of a PoP package using a shape memory structure.
[0009] FIG. 5 illustrates, by way of example, an embodiment of a method for forming an electrical connection between packages of a PoP package using a shape memory structure.
[0010] FIGS. 6A, 6B, and 6C illustrate, by way of example, block diagrams of another embodiment of a process for forming an electrical connection between packages of a PoP package using a shape memory structure.
[0011] FIG. 7 illustrates, by way of example, an embodiment of a method for forming an electrical connection between packages of a PoP package using a shape memory structure.
[0012] FIG. 8 shows a block diagram example of an electronic device which can include an electrical connection between packages using a shape memory structure as disclosed herein.
Description of the Embodiments
[0013] The following description and the drawings sufficiently illustrate specific embodiments to enable those skilled in the art to practice them. Other embodiments can incorporate structural, logical, electrical, process, or other changes. Portions and features of some embodiments can be included in, or substituted for, those of other embodiments.
Embodiments set forth in the claims encompass all available equivalents of those claims.
[0014] Embodiments discussed herein use a shape memory structure (e.g., a spring, pin, or other shape memory structure that expands when sufficiently heated) to help overcome warpage, misalignment, or other issues in creating a PoP package that includes a Through Mold Interconnect (TMI). In one or more embodiments, the shape memory structure
?
includes a shape memory alloy (SMA) material. An SMA material includes a combination of materials, such as can include two or more of nickel, titanium, silver, cadmium, copper, aluminum, tin, iron, zinc, silicon, platinum, manganese, cobalt, gallium, niobium, hafnium, and palladium. One common SMA material is nitinol, which is a combination of nickel and titanium.
[0015] Displacement between solder balls in a through hole in a dielectric moid material is controlled in a manner using the shape memory structure. The shape memory structure increases the chance of a good solder joint formation, such as to form a reliable electri cal connection between packages of a PoP package. The shape memory structure effectively reduces the displacement between one or more solder balls in the moid material through hole of the PoP package. The shape memory structure is situated on, or at least partially in, a solder ball or on a package pad. The shape memory structure can provide a path for reflowed solder to join. In embodiments, the shape memory structure can automatically stretch to its memory shape, such as by being heated as a natural byproduct of a reflow process. The shape memory structure (e.g., the stretched spring, straightened pin, or other longer shape memory structure) acts as a molten solder wick that aids in creating a reliable electrical interconnect. The shape memory structure being compliant, such as with a controlled elastic constant, can help compensate for a range of gaps between packages of the PoP package, thus decreasing yield losses from connection failures. This SMA incorporation can be accomplished in at least two different ways, such as can include attaching the shape memory structure on a solder bail and attaching the shape memory structure on a pad of the package, as is discussed in more detail herein.
[0016] FIG. 1 illustrates, by way of example, a block diagram of an embodiment of a
PoP package 100 with ball bridging, NCO, and HOP failures. The PoP package 100 includes a first die package 102 and a second die package 104 on the first die package, with a mold material 108 separating the die packages 102 and 104. In one or more embodiments, the first die package 102 can include a die 106 attached to pads on a surface thereof,
[0017] The first die package 102 as illustrated includes solder balls 112 on a surface thereof and the second die package 104 includes mating solder balls 1 10 on a surface thai- faces the surface of the first die package 102 that include the solder balls 112. The die 106 is connected to the first die package 102 through solder balls 1 16. The first die package 102 can be connected to a printed circuit board, or other electrical substrate with contact pads through solder balls 1 18.
[0018] The mold material 108 as illustrated includes a plurality of through holes 114 extending all the way through the mold material 108 to a pad and/or surface of the first die package 02. The solder connections between the first and the second die packages 102 and 104 are formed in the holes 114 between pairs of aligned solder balls 110 and 1 12. The solder balls 1 10 and 1 2 (from bottom to top) of FIG. 1 are illustrated as forming a reliable electrical connection, a HOP connection (a weak, unreliable connection), an open, and two of the solder balls 112 are bridged.
[0019] FIG. 2 illustrates, by way of example, a block diagram of an embodiment of a
PoP package 200 that includes shape memory structures 220 to help reduce ball bridging, NCO, and/or HOP failures. The package 200 is illustrated prior to a reflow process being performed to melt the solder balls 1 10 and 112 and form a solder column (a reliable TMI). The shape memory structures 220 of FIG. 2 are illustrated as being partially in the solder balls 1 12. In one or more other embodiments, one or more of the shape memory structures 220 can be attached to pads on a surface of the first die package 102. In such embodiments, the solder balls 1 12 may be unnecessary and not used in the formation of a PoP TMI electrical connection. Embodiments in which the shape memory stmcture 220 is attached to the solder ball 112 and attached to the pad on the surface of the first die package 102 are discussed in turn.
[0020] FIG. 3 A illustrates, by way of example, an exploded view diagram of a shape memory structure 220 situated partially in a solder ball 112 in a TMI through hole 114 of a PoP package 300A. FIG. 3 A is an exploded view diagram of a portion of the package 200 of FIG. 2 outlined with a dashed box labelled "FIG. 3A".
[0021] The package 300A as illustrated includes the first and second die packages
102 and 104, the solder balls 110 and 1 12 in the through hole 1 14 in the mold material 108 (mold not shown in FIG. 3 A), and the shape memory structure 220 attached to the solder ball 1 12. The first die package 102 includes a conductive contact pad 324 facing a corresponding contact conductive pad 322 on, or at least partially in, the second die package 104. The shape memory structure 220 reduces a gap (indicated by the arrows 326) which solder from the solder balls 1 10 and 112 would need to traverse to create a reliable electrical connection during a reflow process. The shape memory structure 220 can act as a wick for the solder from the solder balls 110 and 1 12 to flow together and form a reliable electrical connection. More details regarding creating an electrical connection using a shape memory structure attached to a solder ball, such as depicted in FIG. 3 A, are provided with regard to FIGS. 4A, 4B, 4C, and 5.
[0022] FIG. 3B illustrates, by way of example, an exploded view diagram of a shape memory structure 220 attached to a pad 324 in a TMI through hole 114 of a PoP package 300B. FIG. 3B is an exploded view diagram, similar to FIG. 3 A, with FIG. 3B illustrating the shape memory structure 220 attached directly to the pad 324 instead of the solder ball 1 12.
[0023] The package 300B as illustrated includes the first and second die packages 102 and 104, the solder ball 110 in the through hole 1 14 in the mold material 108 (mold not shown in FIG. 3B), and the shape memory structure 220 attached to the pad 324. The shape memory structure 220 can be attached to the pad 324 using a conductive adhesive 328, such as solder, curable conductive paste, a conductive tape, or other conductive adhesive. The first die package 102 includes a conductive contact pad 324 facing a corresponding contact conductive pad 322 on, or at least partially in, the second die package 104, The spring 220 takes the place of the solder ball 1 12 and reduces a gap (indicated by the arrows 326 in FIG. 3A) which solder from the solder balls 1 10 and 1 12 would need to traverse to create a reliable electrical connection during a reflow process. The shape memory structure 220 can act as a wick for the solder from the solder ball 110 to flow to the pad 324 and/or the conductive adhesive 328 and form a reliable electrical connection. More details regarding creating an electrical connection using a spring attached to a pad, such as depicted in FIG. 3B, are provided with regard to FIGS. 6A, 6B, 6C, and 7,
[0024] In one or more embodiments, the shape memory structure 220 is electrically conductive, such as to help current to flow from one die package to another die package. In such embodiments, a reliable electrical connection can be made between the first die package 102 and the second die package 104 even if solder from the balls 1 10 and/or 1 12 do not reach the other solder ball or the opposing pad 324 or 322. A reliable electrical connection can be formed through solder from the solder ball 1 10 contacting the spring 220, such as without contacting the solder of the solder ball 1 12, the conductive adhesive 328, or the pad 324, In such embodiments, the shape memory structure 220 provides a path through which electrical current can flow between the die packages 102 and 104.
[0025] FIGS. 4 A, 4B, and 4C illustrate, by way of example, block diagrams of an embodiment of a process for forming an electrical connection between packages of a PoP package using a shape memory staicture. Each of the FIGS. 4A-4C illustrate PoP packages 400 A, 400B, and 400C, respectively, at various stages of an electrical connection formation process. The packages 4Q0A-C each include a first die package 102, a second die package 104, pads 132 and 134 on respective die packages 104 and 102, and a shape memory structure 220.
[0026] The package 400A including the shape memory structure 220 attached to and partially embedded in the solder ball 1 12 attached to the pad 134. The solder balls 110 and 12 and the shape memory structure 220 are situated in a mold through hole 114. FIG. 4B illustrates the device 400B that includes the device 400A after the shape memory structure 220 and solder ball 110 have been heated. Heating the shape memory structure 220 causes the spring to morph into a shape that has been "programmed" into the spring 220. Heating the shape memory structure 220 and the solder balls 110 and 1 12 can be done during a solder reflow process.
[0027] With shape memory materials, a shape is programmed into the material by heating the material, forming the material into the desired (programmed) shape, and then cooling the material. In the cooled state the material can be formed into a different shape. Then, when sufficient heat is applied to the material, the material returns to its programmed shape. Thus, in the example of FIGS. 4A-C, the shape memory structure 220 as shown in FIGS. 4B-C is in its programmed state and the shape memory structure 220 as shown in FIG. 4A is in a deformed, cooled state.
[0028] The temperatures at which the solder flows and the shape memory structure
220 returns to its programmed shape need to be controlled so that the shape memory structure 220 does not fall to the pad 134 when or the shape memory structure 220 needs to become sufficiently long so as to make contact with solder of the solder ball 110. Such temperatures are solder material and spring material dependent and can be determined by evaluating a specification regarding the solder material or shape memory structure material,
experimenting with the solder material and/or shape memory structure material, and/or contacting a solder material and/or shape memory structure material manufacturer.
[0029] FIG. 4C illustrates a device 400C that includes the device 400B after the solders from the respective solder balls 1 10 and 1 12 have become molten and flowed together, by way of being wicked by the shape memory structure 220, to form a solder column 430. The solder column 430 forms a contiguous pathway for electrical current to flow between the pads 132 and 134, and thus between the packages 102 and 104.
[0030] FIG 5 illustrates, by way of example, an embodiment of a method 500 for forming an electrical connection between packages of a PoP package using a shape memory structure. The method 500 as illustrated includes: attaching a solder ball on a first die package, at operation 502; situating a mold material on the first die package, at operation 504; exposing the solder ball attached to the first die package, at operation 506; heating the exposed solder ball on the first die package, at operation 508; at least partially inserting a
shape memory structure into the heated solder ball, at operation 5 0; optionally adding flux to the exposed ball and/or the inserted shape mem or ' structure, at operation 512; situating a second die package on the mold material (such that a solder bail of the second die package is aligned with the shape m emory structure and in a hole that exposes the solder ball of the first die package), at operation 514, and refl owing the package so as to join solder of the two solder balls and form a solder column, at operation 516.
[0031] The operation 506 can include drilling (e.g., laser of mechanical drilling), chemical etching, or other method of removing mold material on the solder bail, such as to expose the solder ball. The operation 510 can include inserting the shape memory stmcture to a depth sufficient to not interfere with the operation 5 14 and still allow the shape memory structure to contact a solder ball on the second die package when sufficiently heated. If the shape memory structure is not deep enough into the solder ball, the shape memory structure will make contact with the solder ball of the second package during operation 514 and create alignment issues. The operation 516 generally includes pre-heating the solder and spring to make a temporary connection between the shape memory structure and the solder ball of the second die package, such as to align the first and second die packages relative to each other, heating the solder and the shape memory structure to make the solder molten and expand the shape memory structure to its programmed shape, and then cooling the newly formed solder column electrical connection to permanently join the two solder bails and solidify the shape memory structure, at least partially, into the solder column, such as shown in FIG. 4C.
[0032] FIGS. 6A, 6B, and 6C illustrate, by way of example, block diagrams of another embodiment of a process for forming an electrical connection between packages 102 and 04 of a PoP package 600 A, 600B, and 600C, respectively, using a shape memory structure 220, such as a spring, pin, or other shape memory stmcture that can reduce a gap between electrical contacts (e.g., pad(s) and/or solder ball (s)) when heated. Each of the FIGS. 6A-6C illustrate PoP packages 600A, 600B, and 600C, respectively, at various stages of an electrical connection formation process. The packages 600 A-C each include a first die package 102, a second die package 104, pads 132 and 134 on respective die packages 104 and 102, and a shape memory stmcture 220.
[0033] The package 600A includes the shape memory structure 220 attached to the pad 134 using a conductive adhesive 328. FIG. 6B illustrates the package 600B that includes the package 600A after the shape memory stmcture 220 and solder ball 110 have been heated. Heating the shape memory stmcture 220 causes the spring to morph into a shape that has been "programmed" into the shape memory structure 220. Heating the shape memory
"7
staicture 220 and the solder ball 110 can be done during a solder reflow process. In the examples of FIGS. 6A-C, the shape memory structure 220 as shown in FIGS. 6B-C is in its programmed state and the shape memory structure 220 as shown in FIG. 6 A is in a deformed and/or cooled state,
[0034] The temperatures at which the solder of the solder ball 110 flows, the conductive adhesive 328 flows, and the shape memory structure 220 morphs to its programmed shape should be controlled so that the shape memory structure 220 does not fall over, or otherwise tilt, so as to help ensure that the shape memory structure 220 expands towards the solder ball 1 10 and does not create a bridge, NCO, or HOP failure. Such temperatures are solder material, conductive adhesive material, and spring material dependent and can be determined by evaluating a specification regarding the solder material or spring material, experimenting with the solder material and/or spring material, and/or contacting a solder material and/or spring material manufacturer.
[0035] FIG. 6C illustrates a device 600C that includes the package 600B after the solder from the solder bail 110 has become molten and flowed to the pad 134, by way of being wicked by the shape memory structure 220, to form a solder column 632. The solder column 632 forms a contiguous pathway for electrical current to flow between the pads 132 and 134, and thus between the packages 102 and 104.
[0036] FIG. 7 illustrates, by way of example, an embodiment of a method 700 for forming an electrical connection between packages of a PoP package using a spring. The method 700 as illustrated includes: attaching a shape memory staicture on a pad of a first die package (e.g., using a conductive adhesive), at operation 702; situating a mold material on the first die package, at operation 704; exposing the shape memory structure (and at least a portion of the pad) attached to the pad of the first die package, at operation 706; optionally adding flux to the exposed ball and/or the inserted shape memory structure, at operation 708; situating a second die package on the mold material (such that a solder bail of the second die package is aligned with the shape memory structure and in a hole that exposes the solder ball of the first die package), at operation 710; and refl owing the package so as to form a solder column between a pad of the second die package and the pad of the first die package, at operation 712.
[0037] The operation 706 can include drilling (e.g., laser of mechanical drilling), chemical etching, or other method of removing mold material on the shape memory structure and/or the pad, such as to expose the shape memory structure and/or the pad. The operation 712 generally includes pre-heating the solder and shape memory structure to make a
temporary connection between the shape memoiy stmcture and the solder ball of the second die package, such as to align the first and second die packages relative to each other, heating the solder and the shape memory structure to make the solder molten and lengthen the shape memory stmcture to its programmed shape, and then cooling the newly formed solder column electrical connection to permanently join the pads and solidify the shape memory structure into the solder column, such as shown in FIG. 7C.
[0038] While embodiments described herein illustrate the shape memory stmcture as a spring, other shapes can be used that are not considered springs. Other shapes that lengthen in the proper direction can be used. For example, a pin, spiral, helix, arch, question mark (without the dot), wave, or other shape that can lengthen into its programmed state can be used in place of a spring shaped shape memory structure. A spring shape can have advantages over other shapes, such as can include the spring shape may be compliant with a wider range of package shapes (e.g., warpage shapes). This is because a pin, for example, has a fixed dimension and may not work for a same range of package shapes as a spring, which has a wide range of length dimensions. A weight of the second package on the spring can limit the amount the spring expands in going into its programmed shape.
[0039] As long as the length of the shape memory stmcture is sufficient, the elastic nature (compressibility) of the shape memory stmcture allows it to adjust to any warpage shape, thus helping ensure a good TMI electrical connection. Embodiments discussed herein exploit the shape memory properties of SMA alloys, such as nitinol. At temperatures below an austenite phase transition temperature of the shape memory stmcture, the shape memory structure exhibits an elastic-plastic constitutive behavior (the martensite phase) the shape memory stmcture is in a contracted state at room temperature), however, heating the shape memory structure above the austenite temperature makes the shape memory structure revert to its "programmed" shape which happens to be longer than its length in its martensite in this application, thus aiding in the solder wicking process. The length, as used herein, refers to its dimension in the direction indicated by the arrows 326 in FIG. 3 A. Wicking redirects the solder, thus aligning the one or more solder balls and corresponding pads on which the solder balls are attached, leading to a reliable electrical connection formation. Cooling the joint below the austenite phase transformation temperature causes the shape memoiy stmcture (in the case of a two-way shape memory alloy) to revert to its Martensite phase (elastic-plasti c behavior) which allows compression of the shape memory stmcture as the second die package (e.g., a memory, such as a dynamic random access memory (DRAM)) is pressed on the first die package (e.g., system on a chip (SoC)).
[0040] In one or more embodiments, a compressed or otherwise retracted shape memory structure in martensite phase can be attached (e.g., on selected solder balls or pads) at locations with known electrical connection failure issues. After the through moid holes are formed in the mold material, this shape memory structure-on-ball attachment can be achieved using localized laser heating on a few joints and aligning shape memory structure into soft, not molten, solder.
[0041] During the second die package attachment phase, the higher reflow
temperature can cause the shape memory structure to go into austenite phase, thus stretching to some programmed form. The stretched dimension of the shape m emory structure at austenite phase can be chosen such that it covers sufficient distance between the bumps to allow wicking of solder and enable reliable electrical connections. As the stretched spring touches the top molten solder, solder wicks down the shape memory structure forming an electri cal connection. Such a solution can accommodate a wide range of package form factors and warpage shapes.
[0042] In one or more embodiments, a compressed shape memory structure in martensite phase is attached directly on the conductive pad of the first die package instead of a solder bump. During a second die package attachment phase, at the reflow temperature the spring will go into austenite phase stretching to its programmed form. The stretched dimension of the shape memory structure at austenite phase can be chosen such that it covers sufficient distance between the solder bump of the second die package and the conductive pad of the first die package to allow wicking of solder along the spring and enable reliable electrical connections. As the stretched shape memory structure touches the top molten solder, solder wicks below forming a joint. This solution may have one or more advantages over embodiments in which the shape memory structure is attached to a solder ball as TMI bump pitch nears about 0.4 millimeters or less and/or electrical connection joints include a diameters of about seven millimeters or less.
[0043] FIG. 8 shows a block diagram example of an electronic device which can include an electrical connection between packages using a shape memory structure as disclosed herein. An example of an electronic device using one or more packages with a shape memory structure aided PoP TMI electrical connection is included to show an example of a device application for the present disclosure, FIG. 8 shows an example of an electronic device 800 incorporating a shape memory structure aided PoP TMI electrical connection. Electronic device 800 is merely one example of a device in which embodiments of the present disclosure can be used. Examples of electronic devices 800 include, but are not
limited to, personal computers, tablet computers, supercomputers, servers,
telecommunications switches, routers, mobile telephones, personal data assistants, MP3 or other digital music players, radios, etc. In this example, electronic device 800 comprises a data processing system that includes a system bus 802 to couple the various components of the system. System bus 802 provides communications links among the various components of the electronic device 800 and can be implemented as a single bus, as a combination of busses, or in any other suitable manner.
[0044] An electronic assembly 810 is coupled to system bus 802. The electronic assembly 8 0 can include a circuit or combination of circuits. In one embodiment, the electronic assembly 810 includes a processor 812 which can be of any type. As used herein, "processor" means any type of computational circuit, such as but not limited to a
microprocessor, a microcontroller, a complex instruction set computing (CISC)
microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a graphics processor, a digital signal processor (DSP), multiple core processor, or any other type of processor or processing circuit.
[0045] Other types of circuits that can be included in electronic assembly 810 are a custom circuit, an application-specific integrated circuit (ASIC), or the like, such as, for example, one or more circuits (such as a communications circuit 814) for use in wireless devices like mobile telephones, pagers, personal data assistants, portable computers, two-way radios, and similar electronic systems. The IC can perform any other type of function.
[0046] The electronic device 800 can include an external memory 820, which in turn can include one or more memory elements suitable to the particular application, such as a main memory 822 in the form of random access memory (RAM), one or more hard drives 824, and/or one or more drives that handle removable media 826 such as compact disks (CD), digital video disk (DVD), and the like.
[0047] The electronic device 800 can also include a display device 816, one or more speakers 818, and a keyboard and/or controller 830, which can include a mouse, trackball, touch screen, voice-recognition device, or any other device that permits a system user to input information into and receive information from the electronic device 800.
Additional Notes and Examples
[0048] In Example 1 a device can include a first die package including a first conductive pad on or at least partially in the first die package, a dielectric mold material on the first die package, the mold material including a hole therethrough at least partially exposing the pad, a second die package including a second conductive pad on or at least partially in the second die package the second die package on the mold material such that the second conductive pad faces the first conductive pad through the hole, and a shape memory structure in the hole and forming a portion of a solder column electrical connection between the first die package and the second die package.
[0049] In Example 2, the device of Example 1 includes, wherein the shape memory structure includes a spring that is configured to expand in austenite phase.
[0050] In Example 3, the device of Example 2 includes, wherein the shape memory staicture is a two-way shape memoiy staicture that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled,
[0051] In Example 4, the device of at least one of Examples 1-2 includes, wherein the solder column includes solder from a first solder and solder from second solder and wherein the first die package includes the first solder ball on the first conductive pad and the second die package includes the second solder ball on the second conductive pad, wherein the shape memoiy structure is attached to the first solder ball and wherein the shape memoiy stmcture is configured to expand to the second solder ball and wick the solder from the first and second solder balls together when sufficiently heated.
[0052] In Example 5, the device of at least one of Examples 1-4 includes, wherein the shape memory structure is attached to the first conductive pad by a conductive adhesive, and wherein the solder column includes solder from a second solder ball attached to the second conductive pad, and wherein the shape memory structure is configured to expand to contact the second solder ball and wick solder from the second solder ball to the first conductive pad to form the solder column.
[0053] In Example 6, the device of at least one of Examples 1-5 includes, wherein the first die package includes a plurality of first conductive pads on or at least partially in the first die package, wherein the mold material includes a plurality of holes therethrough to at least partially expose each of the plurality of first conductive pads, wherein the solder column is one of a plurality of solder columns, each solder column in a respective hole of the plurality
holes, each solder column including solder from a second solder ball, wherein the second die package includes a second plurality of conductive pads on or at least partially in the second die package and the plurality of solder balls attached to a respective second conductive pad of the plurality of second conductive pads, each solder ball situated at least partially in a hole of the plurality of holes, and wherein the shape memory structure is one of a plurality of shape memory structures in respective holes of the plurality holes, each of the shape memory structures located at areas of the first die package or the second die package known to warp.
[0054] In Example 7, the device of Example 6 includes, wherein each solder column further includes solder from a first solder ball of a plurality of first solder balls and a shape memory structure of the plurality of shape memory structures, the plurality of first solder balls attached to a respective first conductive pad of the plurality of first conductive pads, and each shape memory structure is attached to a respective first solder ball of the plurality of first solder balls.
[0055] In Example 8, the device of Example 6 includes, wherein each solder column further includes a shape memory structure of the plurality of shape memory structures, and each shape memory structure is attached by a conductive adhesive to a respective first conductive pad of the plurality of first conductive pads.
[0056] In Example 9 a method can include heating a first solder ball on a first conductive pad of a first die package to soften the first solder ball, situating a shape memory structure at least partially into the softened solder ball, situating a second die package over the first die package to situate a second solder ball attached to a second conductive pad of the second die package near the first solder ball, and reflowing the first and second solder balls together to form a solder column connected to the first and second conductive pads, the solder column including the shape memory structure at least partially embedded therein.
[0057] In Example 10, the method of Example 9 includes wherein the shape memory structure includes a spring shape.
[0058] In Example 11, the method of Example 10 includes, wherein the shape memory structure is a two-way shape memory structure that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled.
[0059] In Example 12, the method of Example 1 1 includes cooling the shape memory staicture to cause the shape memory structure to retract.
[0060] In Example 13, the method of Example 12 includes pressing the second die package into a mold material between the first die package and the second die package while cooling the shape memory structure.
[0061] In Example 14, the method of Example 13 includes situating the mold material over the first solder ball and the first die package, and removing a portion of the mold material to create a through mold hole that exposes the first solder ball and at least a portion of the first conductive pad, prior to heating the first solder ball ,
[0062] In Example 15, a method can include attaching, using a conductive adhesive, a shape memory structure on a first conductive pad of a first die package, situating a second die package over the first die package to situate a solder bail attached to a second conductive pad of the second die package near the shape memory structure, and refl owing the solder ball to form a solder column connected to the first and second conductive pads, the solder column including the shape memory structure at least partially embedded therein.
[0063] In Example 16, the method of Example 15 includes, wherein the shape memory structure includes a spring shape.
[0064] In Example 17, the method of Example 16 includes, wherein the shape memory structure is a two-way shape memory structure that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled.
[0065] In Example 18, the method of Example 17 includes cooling the shape memory structure to cause the shape memory staicture to retract.
[0066] In Example 19, the method of Example 18 includes pressing the second die package into a mold material between the first die package and the second die package while cooling the shape memory structure.
[0067] In Example 20, the method of Example 19 includes situating the mold material over the shape memory structure and the first die package, and removing a portion of the mold material to create a through mold hole that exposes the shape memory structure and at least a portion of the first conductive pad, prior to attaching the shape memory material to the first conductive pad.
[0068] The above description of embodiments includes references to the
accompanying drawings, which form a part of the description of embodiments. The drawings show, by way of illustration, specific embodiments in which the invention can be practiced. These embodiments are also referred to herein as "examples." Such examples can include elements in addition to those shown or described. However, the present inventors also
contemplate examples in which only those elements shown or described are provided.
Moreover, the present inventors also contemplate examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.
[0069] In this document, the terms "a" or "an" are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of "at least one" or "one or more." In this document, the term "or" is used to refer to a nonexclusive or, such that "A or B" includes "A but not B," "B but not A," and "A and B," unless otherwise indicated. In this document, the terms "including" and "in which" are used as the plain-English equivalents of the respective terms "comprising" and "wherein." Also, in the following claims, the terms "including" and "comprising" are open-ended, that is, a system, device, article, composition, formulation, or process that includes elements in addition to those listed after such a term in a claim are still deemed to fall within the scope of that claim. Moreover, in the following claims, the terms "first," "second," and "third," etc. are used merely as labels, and are not intended to impose numerical requirements on their objects.
[0070] The above description is intended to be illustrative, and not restrictive. For example, the above-described examples (or one or more aspects thereof) can be used in combination with each other. Other embodiments can be used such as by one of ordinary skill in the art upon reviewing the above description. The Abstract is provided to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. Also, in the above description of embodiments, various features can be grouped together to streamline the disclosure. This should not be interpreted as intending that an unclaimed disclosed feature is essential to any claim. Rather, inventive subject matter can lie in less than all features of a particular disclosed embodiment. Thus, the following claims are hereby incorporated into the description of embodiments, with each claim standing on its own as a separate embodiment, and it is contemplated that such embodiments can be combined with each other in various combinations or permutations. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
Claims
What is claimed is:
1 , A device compri sing:
a first die package including a first conductive pad on or at least partially in the first die package:
a dielectric mold material on the first die package, the mold material including a hole therethrough at least partially exposing the pad:
a second die package including a second conductive pad on or at least partially in the second die package the second die package on the moid material such that the second conductive pad faces the first conductive pad through the hole, and
a shape memory structure in the hole and forming a portion of a solder column electrical connection between the first die package and the second die package,
2. The device of claim 1, wherein the shape memory structure includes a spring that is configured to expand in austenite phase.
3, The device of claim 2, wherein the shape memory structure is a two-way shape memory structure that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled.
4. The device of claim 1, wherein the solder column includes solder from a first solder and solder from second solder and wherein the first die package includes the first solder bail on the first conductive pad and the second die package includes the second solder ball on the second conductive pad, wherein the shape memory structure is attached to the first solder ball and wherein the shape memory structure is configured to expand to the second solder ball and wick the solder from the first and second solder bails together when sufficiently heated.
5. The device of claim 1, wherein the shape memory structure is attached to the first conductive pad by a conductive adhesive, and wherein the solder column includes solder from a second solder ball attached to the second conductive pad, and wherein the shape memory stmcture is configured to expand to contact the second solder ball and wick solder from the second solder bail to the first conductive pad to form the solder column.
6. The device of any one of claims 1-5, wherein:
the first die package includes a plurality of first conductive pads on or at least partially in the first die package;
the mold material includes a plurality of holes therethrough to at least partially expose each of the plurality of first conductive pads;
the solder column is one of a plurality of solder columns, each solder column in a respective hole of the plurality holes, each solder column including solder from a second solder ball;
the second die package includes a second plurality of conductive pads on or at least partially in the second die package and the plurality of solder balls attached to a respective second conductive pad of the plurality of second conductive pads, each solder ball situated at least partially in a hole of the plurality of holes; and
the shape memory stmcture is one of a plurality of shape memory structures in respective holes of the plurality holes, each of the shape memory structures located at areas of the first die package or the second die package known to warp.
7. The device of claim 6, wherein:
each solder column further includes solder from a first solder ball of a plurality of first solder balls and a shape memory stmcture of the plurality of shape memory structures;
the plurality of first solder balls attached to a respective first conductive pad of the plurality of first conductive pads; and
each shape memory stmcture is attached to a respective first sol der ball of the plurality of first solder balls.
8. The device of claim 6, wherein:
each solder column further includes a shape memory structure of the plurality of shape memory structures, and
each shape memory structure is attached by a conductive adhesive to a respective first conductive pad of the plurality of first conductive pads.
9. A method comprising:
heating a first solder ball on a first conductive pad of a first die package to soften the first solder ball;
situating a shape memory structure at least partially into the softened solder ball; situating a second die package over the first die package to situate a second solder ball attached to a second conductive pad of the second die package near the first solder ball; and refl owing the first and second solder bails together to form a solder column connected to the first and second conductive pads, the solder column including the shape memory structure at least partially embedded therein.
10. The method of claim 9, wherein the shape memory structure includes a spring shape,
1 1. The method of claim 10, wherein the shape memory structure is a two-way shape memory structure that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled.
12. The method of claim J 1, further comprising cooling the shape memory structure to cause the shape mem o )' structure to retract.
13. The method of claim 12, further comprising pressing the second die package into a dielectric mold material between the first die package and the second die package while cooling the shape memory structure.
14. The method of claim 13, further comprising:
situating the moid material over the first solder hall and the first die package; and removing a portion of the mold material to create a through mold hole that exposes the first solder ball and at least a portion of the first conductive pad, prior to heating the first solder ball.
15. A method comprising:
attaching, using a conductive adhesive, a shape memory structure on a first conductive pad of a first die package;
situating a second die package over the first die package to situate a solder ball attached to a second conductive pad of the second die package near the shape memory structure; and
refl owing the solder ball to form a solder column connected to the first and second conductive pads, the solder column including the shape memory structure at least partially embedded therein.
16. The method of claim 15, wherein the shape memory structure includes a spring shape.
17. The method of claim 16, wherein the shape memory structure is a two-way shape memory structure that is configured to lengthen towards the second die package when sufficiently heated and retract away from the second die package when sufficiently cooled.
18. The method of claim 17, further comprising cooling the shape memory structure to cause the shape memory structure to retract.
19. The method of claim 18, further comprising pressing the second die package into a moid material between the first die package and the second die package while cooling the shape memory structure.
20. The method of claim 19, further comprising:
situating the moid material over the shape memoiy stmcture and the first die package; and
removing a portion of the mold material to create a through mold hole that exposes the shape memory structure and at least a portion of the first conductive pad, prior to attaching the shape memory material to the first conductive pad.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE112016005168.9T DE112016005168T5 (en) | 2015-11-10 | 2016-09-22 | CONTACTED PACKAGE ON PACKAGE INTERCONNECTIONS |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/937,022 US9659908B1 (en) | 2015-11-10 | 2015-11-10 | Systems and methods for package on package through mold interconnects |
| US14/937,022 | 2015-11-10 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2017083015A1 true WO2017083015A1 (en) | 2017-05-18 |
Family
ID=58663735
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2016/053083 Ceased WO2017083015A1 (en) | 2015-11-10 | 2016-09-22 | Package on package through mold interconnects |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US9659908B1 (en) |
| DE (1) | DE112016005168T5 (en) |
| TW (1) | TWI715646B (en) |
| WO (1) | WO2017083015A1 (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019066903A1 (en) * | 2017-09-29 | 2019-04-04 | Intel Corporation | Memory shape alloy interconnect |
| CN110335824B (en) * | 2019-05-24 | 2021-04-09 | 江苏长电科技股份有限公司 | Double-sided packaging process method |
| US11561243B2 (en) | 2019-09-12 | 2023-01-24 | International Business Machines Corporation | Compliant organic substrate assembly for rigid probes |
| US11322473B2 (en) * | 2019-09-12 | 2022-05-03 | International Business Machines Corporation | Interconnect and tuning thereof |
| CN115209691B (en) * | 2022-06-16 | 2023-09-05 | 南京艾科美热能科技有限公司 | A phase change heat storage sheet and self-adaptive flexible heat sink |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20090012933A (en) * | 2007-07-31 | 2009-02-04 | 삼성전자주식회사 | Manufacturing method of semiconductor package, stack module, card, system and semiconductor package |
| US20110018115A1 (en) * | 2009-07-24 | 2011-01-27 | Texas Instruments Incorporated | Pop precursor with interposer for top package bond pad pitch compensation |
| KR20120059795A (en) * | 2010-12-01 | 2012-06-11 | 에스케이하이닉스 주식회사 | Semiconductor package |
| US20130234317A1 (en) * | 2012-03-09 | 2013-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging Methods and Packaged Semiconductor Devices |
| KR20150049164A (en) * | 2013-10-29 | 2015-05-08 | 삼성전자주식회사 | Semiconductor Package Device |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7304376B2 (en) * | 2003-07-30 | 2007-12-04 | Tessers, Inc. | Microelectronic assemblies with springs |
| KR101583354B1 (en) * | 2009-06-01 | 2016-01-07 | 삼성전자주식회사 | Forming the semiconductor device package |
| US8987918B2 (en) * | 2013-03-14 | 2015-03-24 | Intel Corporation | Interconnect structures with polymer core |
-
2015
- 2015-11-10 US US14/937,022 patent/US9659908B1/en not_active Expired - Fee Related
-
2016
- 2016-09-22 DE DE112016005168.9T patent/DE112016005168T5/en not_active Ceased
- 2016-09-22 WO PCT/US2016/053083 patent/WO2017083015A1/en not_active Ceased
- 2016-10-07 TW TW105132569A patent/TWI715646B/en active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20090012933A (en) * | 2007-07-31 | 2009-02-04 | 삼성전자주식회사 | Manufacturing method of semiconductor package, stack module, card, system and semiconductor package |
| US20110018115A1 (en) * | 2009-07-24 | 2011-01-27 | Texas Instruments Incorporated | Pop precursor with interposer for top package bond pad pitch compensation |
| KR20120059795A (en) * | 2010-12-01 | 2012-06-11 | 에스케이하이닉스 주식회사 | Semiconductor package |
| US20130234317A1 (en) * | 2012-03-09 | 2013-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging Methods and Packaged Semiconductor Devices |
| KR20150049164A (en) * | 2013-10-29 | 2015-05-08 | 삼성전자주식회사 | Semiconductor Package Device |
Also Published As
| Publication number | Publication date |
|---|---|
| US9659908B1 (en) | 2017-05-23 |
| TW201727781A (en) | 2017-08-01 |
| DE112016005168T5 (en) | 2018-07-19 |
| US20170133350A1 (en) | 2017-05-11 |
| TWI715646B (en) | 2021-01-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9659908B1 (en) | Systems and methods for package on package through mold interconnects | |
| KR101930987B1 (en) | Contact pads for integrated circuit packages | |
| US20170287873A1 (en) | Electronic assembly components with corner adhesive for warpage reduction during thermal processing | |
| TWI661526B (en) | Method and apparatus for improving the reliability of a connection to a via in a substrate | |
| CN104465568B (en) | It is embedded in the stack microelectronic core in microelectronic substation | |
| US7586187B2 (en) | Interconnect structure with stress buffering ability and the manufacturing method thereof | |
| US11676900B2 (en) | Electronic assembly that includes a bridge | |
| US9583470B2 (en) | Electronic device with solder pads including projections | |
| US7332423B2 (en) | Soldering a die to a substrate | |
| KR20160095731A (en) | Package on package type stack package and method of manufacturing the same | |
| WO2017189119A1 (en) | Microelectronic bond pads having integrated spring structures | |
| CN109755197A (en) | Encapsulating structure and forming method thereof | |
| US20170361390A1 (en) | Interconnect alloy material and methods | |
| JP4930049B2 (en) | Height adjusting device and mounting method | |
| KR20130044050A (en) | Semiconductor package and stacked semiconductor package | |
| US20150187681A1 (en) | Flexible microelectronic assembly and method | |
| JP6339229B2 (en) | Method for making an electronic package | |
| CN115841998A (en) | Deformable semiconductor device connection | |
| CN111508905B (en) | Semiconductor package including anchoring structure | |
| JP2011166096A (en) | Surface-mounted device and printed board, and structure for mounting surface-mounted device using them | |
| CN100514615C (en) | Method for manufacturing micro-connection lug structure with stress buffering | |
| KR101178840B1 (en) | Substrate for semiconductor package and semiconductor package using the substrate and method of manufacturing semiconductor package using the same | |
| US8970041B2 (en) | Co-axial restraint for connectors within flip-chip packages | |
| KR20130033150A (en) | Substrate strip | |
| US7755206B2 (en) | Pad structure to provide improved stress relief |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16864721 Country of ref document: EP Kind code of ref document: A1 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 112016005168 Country of ref document: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 16864721 Country of ref document: EP Kind code of ref document: A1 |