WO2017013799A1 - Ordinateur et procédé de commande d'ordinateur - Google Patents

Ordinateur et procédé de commande d'ordinateur Download PDF

Info

Publication number
WO2017013799A1
WO2017013799A1 PCT/JP2015/071014 JP2015071014W WO2017013799A1 WO 2017013799 A1 WO2017013799 A1 WO 2017013799A1 JP 2015071014 W JP2015071014 W JP 2015071014W WO 2017013799 A1 WO2017013799 A1 WO 2017013799A1
Authority
WO
WIPO (PCT)
Prior art keywords
core
processor
mode
power consumption
power saving
Prior art date
Application number
PCT/JP2015/071014
Other languages
English (en)
Japanese (ja)
Inventor
静香 二宮
厚 浦山
正文 大桃
輝昌 上畑
Original Assignee
株式会社日立製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社日立製作所 filed Critical 株式会社日立製作所
Priority to PCT/JP2015/071014 priority Critical patent/WO2017013799A1/fr
Publication of WO2017013799A1 publication Critical patent/WO2017013799A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to execution of firmware in a computer equipped with a multi-core CPU.
  • a multi-core CPU is a CPU including a plurality of CPU cores or logical CPUs internally although it is apparently one CPU package.
  • the multi-core CPU improves performance in an environment where parallel processing is executed. In most computer systems used in the field of workstations and servers that require high performance, multi-core CPUs are employed. In recent years, multi-core CPUs are also used in general personal computers.
  • an OS Operating System
  • Computers equipped with a plurality of multi-core CPUs use, for example, Microsoft Windows, Linux, UNIX, or the like as an SMP (symmetric multiprocessing) OS.
  • a computer system equipped with a multi-core CPU adopting the Intel architecture (x86) has an execution mode called SMM (system management mode) in addition to a mode for executing an application or OS.
  • SMM system management mode
  • the SMM provides an environment that can be used only by firmware such as BIOS, and provides an independent environment that cannot be accessed from a user program including an OS.
  • the SMM executes predetermined processing in an area dedicated to SMM set in advance in a memory space, triggered by a hardware interrupt having the highest priority called SMI (system management interrupt) (for example, Patent Document 2). 3).
  • SMI system management interrupt
  • SMI hardware failure detection
  • the execution mode of the multi-core CPU transitions to SMM, and control shifts from the OS to the SMI handler on the firmware.
  • the firmware acquires register values of all CPU cores, register values of devices connected to the computer, and transfers them to an external storage device.
  • the firmware returns from the SMM, and the OS processing is resumed (for example, Patent Document 3).
  • JP 2002-99436 A Special table 2010-535384 gazette International Publication No. 2012/114463
  • C state is defined as an index representing the power saving state of the CPU.
  • a C state having a high power saving effect is called a deep C state. It takes a delay of several ms to return the CPU operation mode from the deep C state to the C0 state, which is a normal operation, and the deep C state with higher power saving effect takes longer time to return to the C0 state.
  • INTEL Haswell-EX CPU supports C0, C1, C3, and C6 as the C state of the logical CPU, C0, C1, C3, and C6 as the C state of the physical CPU core, and C in the CPU package.
  • C0, C2, C3, and C6 are supported as states.
  • the C state becomes a state with higher power saving effect as the number after “C” increases.
  • the C state number increases as the operation clock decreases, and the C state number increases as the supply voltage decreases.
  • a power saving state having a large C state number is defined as a deep C state.
  • the logical CPU that has received the SMI shifts to a special execution mode called SMM, and executes the SMI processing set in advance by the system firmware.
  • all logical CPUs are first waited and a logical CPU to be executed on behalf of subsequent processes is selected.
  • the waiting of the logical CPU is to wait until the SMI is notified to all the logical CPUs, and the logical CPU in the power saving state such as the sleep state transitions (or returns) to the C0 state which is the operating state.
  • the waiting is completed, and a logical CPU to be executed on behalf of subsequent processing is selected.
  • a logical CPU executed on behalf of subsequent processing is referred to as BSP (Boot Strap Processor).
  • the C state of each CPU is likely to be non-uniform depending on the operating status. For this reason, when the SMI occurs, the logic CPU in the power saving state other than the C0 state has a different time for returning from the deep C state to the C0 state, and the logic CPU in the power saving state other than the C0 state is different from the logic CPU in the power saving state other than the C0 state. In the CPU, variations occur in the time to reach the SMI waiting process.
  • the present invention is a computer including a multi-core processor having a plurality of processor cores, a memory, and firmware.
  • the processor core performs processing of firmware by a first mode for executing an application or OS, and a predetermined interrupt.
  • the processor core selects a processor core that operates in a power saving invalid mode from the plurality of processor cores, and the selected processor core To the second mode to execute the firmware process. Make.
  • the processor core in which the power saving state is invalid is selected and the second mode (SMM) is selected.
  • SMI the second mode
  • FIG. 1 is a block diagram illustrating an example of a computer system according to a first embodiment of this invention.
  • FIG. It is a time chart which shows a 1st Example of this invention and shows an example of SMI processing from SMI generation
  • FIG. 1 shows a figure which shows the 2nd Example of this invention and shows an example of a power consumption-C state table. It is a flowchart which shows the 2nd Example of this invention and shows SMI processing from SMI generation
  • FIG. 1 is a block diagram showing an example of a computer system of the present invention.
  • the computer system is a computer such as a server computer or a personal computer, and one or more blades 100-0 to 100-n and a management module 210 are accommodated in the chassis 200.
  • a computer such as a server computer or a personal computer
  • blades 100-0 to 100-n and a management module 210 are accommodated in the chassis 200.
  • an example having a plurality of blades 100-0 to 100-n is shown.
  • the generic name of the blade is represented by a symbol “100” in which “ ⁇ ” and subsequent characters are omitted. The same applies to the reference numerals of other components.
  • Each blade 100 is connected to the management module 210.
  • the management module 210 is connected to the management terminal 300 via the network 350.
  • the management module 210 manages each blade 100 according to a command from the management terminal 300.
  • the management terminal 300 includes a display device and an input device (not shown), and can set the BIOS 60 and the like via the management module 210 and the BMC 50.
  • the blade 100 includes one or more CPU packages 10-0 to 10-i including a plurality of logical CPUs 11-1 to 11-j, a memory 20 connected to each CPU package 10, and a peripheral I / O control chip.
  • PCH Plate Controller Hub
  • FPGA Field Programmable Gate Array
  • BMC Baseboard Management Controller 50
  • BIOS Basic Input / Output System
  • the blades 100-0 to 100-n have the same configuration.
  • the logical CPU may be a CPU that can be recognized by the OS, and may be a physical CPU core.
  • the CPU package 10 shows a homogeneous configuration including a plurality of logical CPUs 11, but may be a heterogeneous configuration including a processor such as a GPU.
  • the logical CPU 11 and the package 10 of the first embodiment include the power saving function as described in the conventional example.
  • the logical CPU 11 supports C0, C1, C3, and C6 as power saving states (C state), and the CPU package 10 supports C0, C2, C3, and C6 as C states.
  • C state power saving states
  • the logical CPU 11 may have a logical configuration in which resources of a physical CPU core (not shown) are allocated. In this case, the physical CPU core supports C0, C1, C3, and C6.
  • the C0 state indicates a state in which the power saving is invalid, for example, a state in which the logical CPU 11 operates at a predetermined frequency and a predetermined voltage.
  • each blade 100 a hypervisor, an OS, and the like loaded in the memory 20 are executed. Further, an I / O device (not shown) such as a network interface can be connected to the PCH 30.
  • the logical CPU 11 and the CPU package 10 of the first embodiment support SMM as in the conventional example. That is, when an SMI (system management interrupt) occurs in the CPU package 10, the SMI is notified to all the logical CPUs 11, and a predetermined process is executed in an area dedicated to SMM set in the memory 20 in advance.
  • SMI system management interrupt
  • FIG. 2 is a time chart showing an outline of SMI processing from the generation of SMI 400 to the end of SMM 410 in the computer system of the present invention.
  • the process of FIG. 2 is a process performed by one CPU package 10 when an SMI occurs.
  • the logical CPU 11 calls an SMI handler preset in the BIOS 60 that is firmware, and executes the processing of FIG.
  • the SMI 400 is generated from the management module 210, the memory 20, the PCH 30, or the CPU package 10.
  • the logical CPU 11 in the C0 state is represented by the logical CPU group 11A
  • the logical CPU 11 in the power saving state other than the C0 state is represented by the logical CPU group 11B.
  • any one of C0 to Cx is set as the C state of each logical CPU 11.
  • the logical CPU group 11A in the C0 state executes SMM waiting for the C0 state CPU (S111). That is, the logical CPU group 11A in the C0 state activates an SMI handler preset in the BIOS 60 and performs a waiting process.
  • one logical CPU 11 that executes the SMI process as a representative is selected from the logical CPU group 11A in the C0 state as a BSP (Boot Strap Processor) (S112).
  • BSP Bit Strap Processor
  • step S113 the BSP performs runtime SMI processing (for example, failure processing).
  • runtime SMI processing for example, failure processing.
  • the BSP notifies the S0 end 410 to the logical CPU group 11A in the C0 state and the logical CPU group 11B other than the C0 state.
  • the logical CPU groups 11A and 11B that have received the SMM end 410 return to the processing mode (for example, OS processing) before the occurrence of SMI.
  • an SMI 400 is generated at time T0.
  • the SMI 400 is notified to the logical CPU group 11A in the C0 state and the logical CPU group 11B in the power saving state, respectively.
  • the logical CPU group 11A in the C0 state completes the waiting process at time T1 and can proceed to BSP selection (S112).
  • the logical CPU group 11B in the power saving state waits after the transition of the C0 state is completed. Therefore, the waiting process is not completed until time T2.
  • the BSP is selected only from the logical CPU group 11A in the C0 state by excluding the logical CPU group 11B in the power saving state.
  • the SMI process (S113) can be completed at time 420 until time T3 without waiting for all the logical CPU groups 11B to transition to the C0 state.
  • the logical CPU 11 that is a (candidate) can be controlled.
  • the interruption time of the OS is increased in the conventional example, but it is saved as in the present invention.
  • the OS interruption time during the SMI processing can be shortened.
  • 3A and 3B show details of the processing of FIG.
  • a logical CPU group 11A that is always operated in the C0 state is determined in advance, and during SMI processing, a BSP is selected from the logical CPU group 11A and SMI processing is executed.
  • FIG. 3A is a diagram showing an example of the C state table 21 in which the relationship between the APIC ID of the logical CPU 11 and the C state is set.
  • FIG. 3B is a flowchart showing the SMI process from the SMI generation to the end of the SMI process performed by each logical CPU 11.
  • the C state table 21 in FIG. 3A is set in a predetermined area of the memory 20 when the blade 100 is started.
  • the specific logical CPU 11 does not transition to the deep C state and always operates in the C0 state during the POST (Power On SelfTest) 500 period of the BIOS (Basic Input / Output System) 60.
  • Hardware is set, and the C state table 21 is set in a predetermined area of the memory 20 so that the OS running on the logical CPU 11 cannot transition to the deep C state.
  • the C state table 21 includes APIC 211 that stores an ID of an APIC (Advanced Programmable Interrupt Controller) as an identifier (CPU number) for identifying the logical CPU 11 and information on whether or not to fix the C state of the logical CPU 11.
  • APIC Advanced Programmable Interrupt Controller
  • the C state setting 212 to be stored is included in one entry.
  • the logical CPU 11 that is always operated in the C0 state is set to “C0 fixed”.
  • the other logical CPUs 11 are set to “variable from C0 to Cx” and can transition to the deep C state.
  • the BIOS 60 is set to “C0 fixed” that always operates at least one logical CPU 11 in the C0 state at the time of startup.
  • the logical CPU 11 that always operates in the C0 state can be selected from the CPU packages 10 connected to the PCH 30 that is physically superior in communication with the BMC 50.
  • the CPU package 10 having superior communication is, for example, the CPU package 10 having the shortest wiring length from the BMC 50.
  • at least one logical CPU 11 may always be operated in the C0 state for each of the CPU packages 10-0 to 10-i.
  • the logical CPU 11 When the SMI 400 is generated and the BSP is selected in the SMI process, the logical CPU 11 refers to the C state table 21 and acquires the C state setting 212 corresponding to the APIC 211 of the logical CPU 11. The logical CPU 11 determines whether or not it is a BSP selection target (candidate) depending on whether or not the C state setting 212 is “fixed C0” (S402). This determination is made a BSP selection target if the C state setting 212 is “C0 fixed”.
  • step S403 If the logical CPU 11 is a BSP selection target, the process proceeds to step S403 to set a BSP candidate semaphore.
  • the BSP candidate semaphore can be realized, for example, by setting a flag for each APIC ID in a predetermined area of the memory 20.
  • step S408 the process advances to step S408 to shift to BSP processing completion waiting.
  • step S404 the logical CPU 11 determines whether all the logical CPUs 11 to be selected by the BSP have set BSP candidate semaphores and have completed check-in. If the BSP candidate semaphore has been set for all selection targets, the logical CPU 11 determines that the check-in of all BSP selection target logical CPUs 11 has been completed and proceeds to step S405. That is, if all the BSP candidate semaphores corresponding to the APIC ID in which the C state setting 212 is set to “C0 fixed” in the C state table 21 are set, the process proceeds to step S405.
  • step S405 the BSP is determined from the logical CPUs 11 to be selected by the BSP. For example, as a method of determining the BSP from the selection target, one logical CPU 11 is selected as the BSP from the number with the smallest APIC ID. The logical CPU 11 not selected as the BSP proceeds to step S408 and shifts to a BSP process completion wait.
  • the selected BSP proceeds to step S406 and executes a predetermined SMI process as described above.
  • the BSP issues a notification of completion of the SMI process to the logical CPU 11 in the wait state, and the logical CPU 11 in the BSP wait state ends the wait state (S407).
  • one logical CPU 11 is selected as the BSP from the logical CPU group 11A set to “C0 fixed” in the C state table 21 and executes the SMI processing.
  • the package 10 there is no need to wait for the deep C state logical CPU group 11B to transition to the C0 state. Further, among the logical CPUs 11 in the C0 state, the logical CPUs 11 that are not selected as the BSP are prohibited from SMI processing and wait for the completion of the SMI processing by the BSP.
  • the logical CPU 11 can be controlled.
  • the interruption time of the OS also increases.
  • the OS interruption time during the SMI processing can be shortened by excluding the logical CPU group 11B in the power saving state from the selection targets of the BSP as in the present invention.
  • Example 2 shows Example 2 of the present invention.
  • the first embodiment an example in which the logical CPU 11 always operating in the C0 state is fixed in the C state table 21 is shown.
  • the C state of the CPU package 10 unit is determined based on the power consumption, the CPU package 10 in the C0 state is dynamically selected, and the BSP is selected from the logical CPU 11 of the selected CPU package 10. An example is shown.
  • FIG. 4A is a diagram illustrating an example of the CPU power consumption register 41 according to the second embodiment.
  • the second embodiment shows an example in which the power consumption of the CPU packages 10-0 to 10-i is measured by the FPGA 40.
  • the FPGA 40 connected to each CPU package 10 acquires the values of various sensors mounted on the CPU package 10, calculates the power consumption for each CPU package 10, and sets it in the CPU power consumption register 41. Note that the calculation of the power consumption of the CPU package 10 may be a well-known or publicly known method, and therefore will not be described in detail here.
  • the CPU power consumption register 41 is set in a predetermined address space accessible from each logical CPU 11.
  • the CPU power consumption register 41 includes a package ID 411 that stores an identifier of the CPU package 10 and a power consumption 412 that stores a calculation (or measurement) result of power consumption of the CPU package 10 in one entry.
  • the FPGA 40 can calculate new power consumption and update the CPU power consumption register 41 when values of various sensors of the CPU package 10 change. Alternatively, even when the FPGA (power consumption calculation device) 40 acquires values of various sensors of the CPU package 10 every time a predetermined period is reached, calculates power consumption, and updates the value of the CPU power consumption register 41. Good.
  • the package ID 411 is used as the identifier of the CPU package 10, but a socket ID can also be used.
  • FIG. 4B is a diagram illustrating an example of the power consumption-C state table 42 according to the second embodiment.
  • the power consumption-C state table 42 is a table that is set in a predetermined area of the memory 20 by firmware such as the BIOS 60 when the blade 100 is activated, and identifies the C state from the power consumption.
  • the power consumption-C state table 42 may be installed on an area of the memory 20 that can be read from firmware such as the BIOS 60.
  • the power consumption-C state table 42 includes a C state 422 and power consumption 421 corresponding to the C state in one entry.
  • the C state is the C0 state if the power consumption of the CPU package 10 is 100 W or more
  • the C state is the C1 state if the power consumption of the CPU package 10 is less than 100 W and 90 W or more. .
  • FIG. 4C is a flowchart showing the SMI process from the SMI generation to the end of the SMI process performed by each logical CPU 11.
  • the logical CPU 11 accesses the CPU power consumption register 41 of the FPGA 40 and acquires the power consumption 412 of the package ID 411 to which the logical CPU 11 belongs (S501).
  • the package ID 411 the package ID included in the APIC ID can be used.
  • the logical CPU 11 refers to the power consumption-C state table 42 and acquires the C state of the CPU package corresponding to the acquired power consumption (S502). Then, the logical CPU 11 determines whether or not it is a BSP selection target (candidate) depending on whether or not the C state of the acquired CPU package 10 is “C0” (S503).
  • the logical CPU 11 determines that one of the logical CPUs 11 of the CPU package 10 is a BSP selection target, and proceeds to step S504.
  • the logical CPU 11 determines that the CPU package 10 is not a BSP selection target and proceeds to step S509.
  • a BSP candidate semaphore is set.
  • the BSP candidate semaphore can be realized by setting a flag for each APIC ID belonging to the package ID 411 of the C0 state in a predetermined area of the memory 20 by the logical CPU 11 that performs processing, for example, as in the first embodiment. Can do.
  • step S505 the logical CPU 11 determines whether all the logical CPUs 11 to be selected by the BSP have set BSP candidate semaphores and check-in is completed. If the BSP candidate semaphore has been set for all selection targets, the logical CPU 11 determines that the check-in of all BSP selection target logical CPUs 11 has been completed, and proceeds to step S506. That is, if all the BSP candidate semaphores corresponding to the APIC ID for which the C state is determined to be C0 are set, the process proceeds to step S506.
  • step S506 the BSP is determined from the logical CPUs 11 to be selected by the BSP. For example, as in the first embodiment, as a method for determining the BSP from the selection target, the number with the smallest APIC ID is selected. The logical CPU 11 that is not selected as the BSP proceeds to step S509 and shifts to a BSP process completion wait.
  • the selected BSP proceeds to step S507 and executes a predetermined SMI process as in the first embodiment.
  • the BSP issues a notification of completion of the SMI process to the logical CPU 11 in the wait state, and the logical CPU 11 in the BSP wait state ends the wait state (S508).
  • the C state of the CPU package 10 is specified by the power consumption-C state table 42 from the power consumption of each CPU package 10 calculated by the FPGA 40, so that the logical CPU 11 in the CPU package 10 in the C0 state is BSP. It becomes possible to specify as a candidate. This eliminates the need to fix the logical CPU 11 operating in the C0 state in advance, and allows the CPU package 10 to be selected by the BSP to be dynamically changed.
  • the processes of steps S504 to S506 may be performed with all the logical CPUs 11 as BSP selection targets.
  • the power consumption corresponding to each of the C states 422 is set in advance in the power consumption-C state table 42.
  • the present invention is not limited to this.
  • step S503 only the power consumption of the C0 state in which power saving is invalid may be held in the power consumption-C state table 42. Then, the logical CPU 11 acquires the power consumption of the CPU package 10 from the CPU power consumption register 41, and selects the CPU package 10 whose power consumption corresponds to the C0 state of the power consumption-C state table 42 as a BSP selection target. .
  • FIG. 5 is a screen image showing an example 3 of the BIOS 60 according to the third embodiment of the present invention.
  • the third embodiment shows an example in which the SMI process is selected when setting up the BIOS 60 of the blade 100 via the management module 210 and the BMC 50 from the management terminal 300 shown in the first embodiment.
  • the setup screen 310 of the BIOS 60 selects one of the “Performance” mode and the “Power Saving” mode 320 when selecting a BSP in the SMM SMI process.
  • the “Performance” mode shows an example using the C state table 21 shown in the first embodiment.
  • the “Power Saving” mode shows an example in which the CPU power consumption register 41 and the power consumption-C state table 42 of the FPGA 40 of the second embodiment are used.
  • the operator of the management terminal 300 selects one of the processing of the first embodiment and the processing of the second embodiment on the setup screen 310 of the BIOS 60.
  • the first embodiment is set as the default value of the BIOS 60.
  • the power saving effect can be reduced, but the time during which the execution of the OS is interrupted due to the occurrence of SMI is the second embodiment. It may be shorter than Therefore, the BSP selection process of the first embodiment is set to the first execution core selection mode in which the performance of the computer system is emphasized.
  • the second embodiment when the CPU package 10 in the C0 state is not provided, the time during which the execution of the OS is interrupted when the SMI is generated is not shortened as compared with the first embodiment. Thus, a high power saving effect can be obtained. Therefore, the second embodiment is set as a second execution core selection mode that suppresses the power consumption of the computer system.
  • the mode for selecting the BSP can be switched between performance-oriented and power-saving-oriented according to the operation policy of the computer system, etc., and a multi-core CPU having a power-saving function It is possible to flexibly operate a computer system including
  • the BIOS 60 is used as the firmware of the blade 100.
  • UEFI Unified Extensible Firmware Interface
  • a multi-core CPU having a power saving function and transitioning to SMM in response to SMI is used.
  • the present invention is not limited to this.
  • it may be a multi-core processor having a plurality of processor cores, each processor core having a power saving function capable of transitioning to a power saving mode, and executing firmware processing with a predetermined interrupt.
  • the power saving function may be any function that reduces at least one of the processor core clock and the processor core drive voltage.
  • the present invention is not limited to this.
  • the power saving valid mode for reducing the power consumption of the processor core may be set to a state other than the C0 state, and the power saving invalid mode for operating the processor core at the rated value or higher than the rated value.
  • operating the processor core above the rating means, for example, that when the power consumption of the processor core in the power saving effective mode is low, the clock of the processor core in the power saving invalid mode is set to a predetermined ratio (for example, 20 %) To increase the processing capacity.
  • the multi-core CPU switches between the mode in which the application or OS is executed and the SMM (System Maintenance Mode) that executes the processing of the BIOS 60 with a predetermined interrupt. It is not limited.
  • the multi-core CPU only has to have a first mode for executing an application or OS and a second mode for executing firmware processing with a predetermined interrupt, and the two execution modes can be switched.
  • the power consumption is calculated by the FPGA 40 connected to the plurality of CPU packages 10 and set in the CPU power consumption register 41 to provide the power consumption to each logical CPU 11. It is not limited to. Any power consumption calculation device that is connected to a plurality of CPU packages 10 to calculate the power consumption of each CPU package 10 and sets the power consumption of the calculation result in a register accessible from each logical CPU 11 may be used.
  • this invention is not limited to the above-mentioned Example, Various modifications are included.
  • the above-described embodiments are described in detail for easy understanding of the present invention, and are not necessarily limited to those having all the configurations described.
  • a part of the configuration of one embodiment can be replaced with the configuration of another embodiment, and the configuration of another embodiment can be added to the configuration of one embodiment.
  • any of the additions, deletions, or substitutions of other configurations can be applied to a part of the configuration of each embodiment, either alone or in combination.
  • each of the above-described configurations, functions, processing units, processing means, and the like may be realized by hardware by designing a part or all of them with, for example, an integrated circuit.
  • each of the above-described configurations, functions, and the like may be realized by software by the processor interpreting and executing a program that realizes each function.
  • Information such as programs, tables, and files that realize each function can be stored in a memory, a hard disk, a recording device such as an SSD (Solid State Drive), or a recording medium such as an IC card, an SD card, or a DVD.
  • control lines and information lines indicate what is considered necessary for the explanation, and not all the control lines and information lines on the product are necessarily shown. Actually, it may be considered that almost all the components are connected to each other.

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

L'invention concerne un ordinateur comprenant : un processeur multicœurs comprenant plusieurs cœurs de processeur ; une mémoire ; et un micrologiciel. Les cœurs de processeur comprennent : un mode d'exécution permettant de commuter entre un premier mode dans lequel une application ou un système d'exploitation est exécuté et un second mode dans lequel le traitement est exécuté par le micrologiciel en réponse à une interruption prédéterminée ; et une fonction d'économie d'énergie permettant de définir un mode compatible avec l'économie d'énergie dans lequel la consommation d'énergie des cœurs de processeurs est réduite et/ou un mode incompatible avec l'économie d'énergie dans lequel les cœurs de processeurs sont amenés à fonctionner à une puissance nominale ou à une puissance supérieure. Lors de la réception de l'interruption prédéterminée des cœurs de processeurs, les cœurs de processeurs à activer dans le mode compatible avec l'économie d'énergie sont sélectionnés parmi la pluralité de cœurs de processeurs, et les cœurs de processeurs sélectionnés sont amenés à transiter vers le second mode afin que le traitement soit exécuté par le micrologiciel.
PCT/JP2015/071014 2015-07-23 2015-07-23 Ordinateur et procédé de commande d'ordinateur WO2017013799A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2015/071014 WO2017013799A1 (fr) 2015-07-23 2015-07-23 Ordinateur et procédé de commande d'ordinateur

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2015/071014 WO2017013799A1 (fr) 2015-07-23 2015-07-23 Ordinateur et procédé de commande d'ordinateur

Publications (1)

Publication Number Publication Date
WO2017013799A1 true WO2017013799A1 (fr) 2017-01-26

Family

ID=57835316

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2015/071014 WO2017013799A1 (fr) 2015-07-23 2015-07-23 Ordinateur et procédé de commande d'ordinateur

Country Status (1)

Country Link
WO (1) WO2017013799A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112486585A (zh) * 2017-11-03 2021-03-12 华为技术有限公司 恢复fpga芯片中的逻辑的方法、系统和fpga设备

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010250817A (ja) * 2009-04-08 2010-11-04 Intel Corp システム管理モードにおけるプロセッサ間割り込みの再方向付け
JP2014527249A (ja) * 2011-09-19 2014-10-09 クアルコム，インコーポレイテッド マルチコアコンピューティングデバイスのための動的スリープ

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010250817A (ja) * 2009-04-08 2010-11-04 Intel Corp システム管理モードにおけるプロセッサ間割り込みの再方向付け
JP2014527249A (ja) * 2011-09-19 2014-10-09 クアルコム，インコーポレイテッド マルチコアコンピューティングデバイスのための動的スリープ

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112486585A (zh) * 2017-11-03 2021-03-12 华为技术有限公司 恢复fpga芯片中的逻辑的方法、系统和fpga设备
CN112486585B (zh) * 2017-11-03 2024-01-02 超聚变数字技术有限公司 恢复fpga芯片中的逻辑的方法、系统和fpga设备

Similar Documents

Publication Publication Date Title
JP7313381B2 (ja) ハードウェアアクセラレーションのためのハードウェアリソースの埋込みスケジューリング
JP6158267B2 (ja) マイクロプロセッサにおける熱設計電力を設定する方法及び装置
US9454380B2 (en) Computing platform performance management with RAS services
JP6265885B2 (ja) 論理コアの動的マッピング
US8489904B2 (en) Allocating computing system power levels responsive to service level agreements
EP3123328B1 (fr) Activation dynamique d'un traitement multifil
EP3123326B1 (fr) Expansion et contraction d'adresse dans un système informatique multifil
CA2940988C (fr) Restauration de contexte de fils dans un systeme informatique multifil
JP5972981B2 (ja) マルチコアプラットフォームにおける制約ブート法
JP2010250817A (ja) システム管理モードにおけるプロセッサ間割り込みの再方向付け
CN109313604B (zh) 用于压缩虚拟存储器的动态配置的计算系统、装置和方法
JP6111181B2 (ja) 計算機の制御方法及び計算機
JP2015022553A (ja) 計算機の制御方法及び計算機
EP3979072B1 (fr) Distribution de tâches de démarrage du micrologiciel pour permettre des performances de démarrage à faible latence
EP3123327B1 (fr) Récupération d'informations de fonction de traitement multifil
WO2017013799A1 (fr) Ordinateur et procédé de commande d'ordinateur
US20180341482A1 (en) Method and arrangement for utilization of a processing arrangement
US20240004454A1 (en) Control of power state in computer processor
US12001332B2 (en) Runtime de-interleave and re-interleave of system memory

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15898957

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15898957

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP