WO2017012163A1 - 补偿反馈电压的像素单元电路 - Google Patents

补偿反馈电压的像素单元电路 Download PDF

Info

Publication number
WO2017012163A1
WO2017012163A1 PCT/CN2015/087722 CN2015087722W WO2017012163A1 WO 2017012163 A1 WO2017012163 A1 WO 2017012163A1 CN 2015087722 W CN2015087722 W CN 2015087722W WO 2017012163 A1 WO2017012163 A1 WO 2017012163A1
Authority
WO
WIPO (PCT)
Prior art keywords
electrically connected
compensation
thin film
film transistor
potential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2015/087722
Other languages
English (en)
French (fr)
Inventor
徐洪远
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to US14/778,088 priority Critical patent/US9570034B2/en
Publication of WO2017012163A1 publication Critical patent/WO2017012163A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/13306—Circuit arrangements or driving methods for the control of single liquid crystal cells
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals

Definitions

  • the present invention relates to the field of liquid crystal display technologies, and in particular, to a pixel unit circuit that compensates for a feedback voltage.
  • LCD Liquid crystal display
  • PDAs personal digital assistants
  • digital cameras computer screens or laptop screens, etc.
  • liquid crystal displays which include a casing, a liquid crystal display panel disposed in the casing, and a backlight module disposed in the casing.
  • the liquid crystal display panel is the main component of the liquid crystal display, but the liquid crystal display panel itself does not emit light, and the light source provided by the backlight module needs to be used to display the image normally.
  • the liquid crystal display panel comprises a color filter substrate (CF), a thin film transistor array substrate (Thin Film Transistor Array Substrate, TFT Array Substrate), and a liquid crystal layer (Liquid Crystal Layer) disposed between the two substrates.
  • the pixel electrode and the common electrode are respectively disposed on opposite sides of the two substrates, and the liquid crystal molecules are controlled to change direction by applying a voltage, and the light of the backlight module is refracted to generate a picture.
  • the array substrate is filled with a plurality of pixels arranged in a matrix, and each pixel is controlled by a Thin Film Transistor (TFT) switch to control the voltage of the pixel electrode, thereby controlling the liquid crystal flip angle and realizing the control of the light field intensity.
  • TFT Thin Film Transistor
  • the TFT has various structures. At present, the liquid crystal display mostly adopts a bottom gate structure, and the bottom gate of the TFT has an overlapping area with the source/drain, and the overlapping region forms a parasitic capacitance Cgs.
  • FIG. 1 is a circuit diagram of a conventional pixel unit circuit, including: a thin film transistor T1 whose gate is electrically connected to a scan line G(m) corresponding to a row of the pixel unit, and the source is electrically connected to the column corresponding to the pixel unit.
  • the data line D(n) is electrically connected to the pixel electrode P; the parasitic capacitance Cgs is electrically connected to the gate and the drain of the thin film transistor T1, respectively; the storage capacitor Cst is electrically connected to the thin film transistor at one end thereof.
  • the drain of T1 is connected to a constant voltage at the other end; the liquid crystal capacitor Clc is electrically connected to the drain of the thin film transistor T1 at one end and connected to a constant voltage at the other end.
  • the voltage of the pixel electrode P is disturbed by the gate potential of the thin film transistor T1.
  • the thin film transistor T1 The potential of the gate is pulled low instantaneously, and the voltage of the pixel electrode P is also pulled low due to capacitive coupling, generating a feedthrough voltage Vft1.
  • the magnitude of the feedback voltage Vft1 can be expressed by the following formula:
  • Vft1 (Vgh-Vgl) ⁇ Cgs/Ctotal
  • Vgh represents a high potential of the scanning signal transmitted by the scanning line G(m)
  • Vgl represents a low potential of the scanning signal transmitted by the scanning line G(m)
  • Ctotal represents the sum of all the capacitances connected to the pixel electrode P, including liquid crystal Capacitor Clc, storage capacitor Cst, and parasitic capacitance Cgs.
  • the positive and negative frame voltages of the pixel electrode P are affected by the feedback voltage Cgs, which tends to cause asymmetry of the positive and negative frame voltages, form flickers, and cause problems such as image sticking, which affects display quality.
  • each area of the panel may also cause a difference in the feedback voltage, thereby causing the common electrode voltage Vcom to be uneven, resulting in severe local flicker.
  • An object of the present invention is to provide a pixel unit circuit for compensating for a feedback voltage, which can compensate for a feedback voltage caused by a parasitic capacitance, reduce panel flicker, reduce image sticking, improve display uniformity, and improve overall display quality of the display panel.
  • the present invention provides a pixel unit circuit for compensating for a feedback voltage, comprising:
  • the thin film transistor has a gate electrically connected to a scan line corresponding to a row of the pixel unit, a source electrically connected to the data line corresponding to the column of the pixel unit, and a drain electrically connected to the pixel electrode;
  • a pixel electrode electrically connected to a drain of the thin film transistor
  • a parasitic capacitance one end of which is electrically connected to the gate of the thin film transistor, and the other end of which is electrically connected to the drain and the pixel electrode of the thin film transistor;
  • a compensation capacitor one end of which is electrically connected to the compensation potential trace, and the other end is electrically connected to the drain and the pixel electrode of the thin film transistor;
  • the potential of the compensation signal transmitted by the compensation potential trace is opposite to the potential of the scan signal transmitted by the scan line.
  • the pixel unit circuit for compensating the feedback voltage further includes an inverter, the input end of the inverter is electrically connected to the scan line, and the output end is electrically connected to the compensation potential trace.
  • the pixel unit circuit for compensating the feedback voltage further includes a storage capacitor, one end of which is electrically connected to the drain of the thin film transistor, and the other end is connected to a constant voltage; and the liquid crystal capacitor has one end electrically connected to the drain of the thin film transistor, and the other end Connect to a constant voltage.
  • the compensation potential trace, the gate of the thin film transistor, and the scan line are located in the same layer, and the compensation capacitor is composed of a compensation potential trace and a drain of the thin film transistor.
  • the compensation potential trace, the gate of the thin film transistor, and the scan line are located in the same layer, and the compensation capacitor is composed of a compensation potential trace and a pixel electrode.
  • the pixel electrode is an ITO electrode.
  • C_co represents the compensation capacitor
  • V_co represents the voltage difference between the high and low potentials of the compensation signal for compensating the potential trace transmission
  • Vgh represents the high potential of the scan signal transmitted by the scan line
  • Vgl represents the low scan signal transmitted by the scan line.
  • Potential Cgs represents parasitic capacitance.
  • V_co Vgh-Vgl
  • the invention also provides a pixel unit circuit for compensating for a feedback voltage, comprising:
  • the thin film transistor has a gate electrically connected to a scan line corresponding to a row of the pixel unit, a source electrically connected to the data line corresponding to the column of the pixel unit, and a drain electrically connected to the pixel electrode;
  • a pixel electrode electrically connected to a drain of the thin film transistor
  • a parasitic capacitance one end of which is electrically connected to the gate of the thin film transistor, and the other end of which is electrically connected to the drain and the pixel electrode of the thin film transistor;
  • a compensation capacitor one end of which is electrically connected to the compensation potential trace, and the other end is electrically connected to the drain and the pixel electrode of the thin film transistor;
  • An inverter is further included, the input end of the inverter is electrically connected to the scan line, and the output end is electrically connected to the compensation potential trace;
  • the utility model also includes a storage capacitor, one end of which is electrically connected to the drain of the thin film transistor, and the other end is connected to a constant voltage; and the liquid crystal capacitor has one end electrically connected to the drain of the thin film transistor and the other end connected to a constant voltage;
  • C_co represents the compensation capacitor
  • V_co represents the voltage difference between the high and low potentials of the compensation signal for compensating the potential trace transmission
  • Vgh represents the high potential of the scan signal transmitted by the scan line
  • Vgl represents the low scan signal transmitted by the scan line.
  • Potential Cgs represents parasitic capacitance.
  • a pixel unit circuit for compensating for a feedback voltage provided by the present invention is provided with a compensation capacitor, and one end of the compensation capacitor is electrically connected to the compensation potential trace, and the other end is electrically connected. Connected to the pixel electrode, the potential of the compensation signal transmitted by the compensation potential trace is opposite to the potential of the scan signal transmitted by the scan line. When the pixel electrode is charged, the compensation capacitor generates a pull-up feedback voltage, which is caused by parasitic capacitance. The pull-down feedback voltage is compensated to eliminate the influence of the scan signal transmitted by the scan line on the pixel electrode, thereby reducing panel flicker, reducing image sticking, improving display uniformity, and improving the overall display quality of the display panel.
  • 1 is a circuit diagram of a conventional pixel unit circuit
  • FIG. 2 is a schematic diagram showing voltage waveforms of pixel electrodes in a conventional pixel unit circuit
  • FIG. 3 is a circuit diagram of a pixel unit circuit for compensating for a feedback voltage according to the present invention
  • FIG. 4 is a schematic structural diagram of a compensation capacitor in a pixel unit circuit for compensating a feedback voltage according to the present invention
  • FIG. 5 is a waveform diagram of a scan signal transmitted by a scan line and a compensation signal transmitted by a compensated potential line in a pixel unit circuit for compensating a feedback voltage according to the present invention
  • FIG. 6 is a schematic diagram showing voltage waveforms of pixel electrodes in a pixel unit circuit for compensating for a feedback voltage according to the present invention.
  • the present invention provides a pixel unit circuit for compensating for a feedback voltage, including:
  • the gate of the thin film transistor T1 is electrically connected to the scan line G(m) corresponding to the row of the pixel unit, the source is electrically connected to the data line D(n) corresponding to the column of the pixel unit, and the drain is electrically connected to the pixel.
  • a pixel electrode P electrically connected to a drain of the thin film transistor T1;
  • a parasitic capacitance Cgs one end of which is electrically connected to the gate of the thin film transistor T1, the other end is electrically connected to the drain of the thin film transistor T1 and the pixel electrode P;
  • the compensation capacitor C_co has one end electrically connected to the compensation potential trace G(m)_co, and the other end Electrically connected to the drain of the thin film transistor T1 and the pixel electrode P;
  • the potential of the compensation signal transmitted by the compensation potential trace G(m)_co is opposite to the potential of the scan signal transmitted by the scan line G(m).
  • the potential of the compensation signal transmitted by the compensation potential trace G(m)_co is opposite to the potential of the scan signal transmitted by the scanning line G(m) by providing an inverter F.
  • the input end of the inverter F is electrically connected to the scan line G(m), and the output end is electrically connected to the compensation potential trace G(m)_co.
  • Vgl when the scan signal transmitted by the scanning line G(m) is at the high potential Vgh, the potential of the compensation signal transmitted by the compensation potential trace G(m)_co is low due to the inversion of the inverter F.
  • Vgl correspondingly, when the scan signal transmitted by the scan line G(m) is at the low potential Vgl, the phase of the compensation signal transmitted by the compensation potential trace G(m)_co is high. .
  • the pixel unit circuit for compensating the feedback voltage of the present invention further includes: a storage capacitor Cst, one end of which is electrically connected to the drain of the thin film transistor T1, and the other end is connected to a constant voltage; and the liquid crystal capacitor Clc is electrically connected to the thin film transistor T1 at one end thereof.
  • the drain is connected to a constant voltage at the other end.
  • the compensation potential trace G(m)_co, the gate of the thin film transistor T1, and the scan line G(m) are located in the same layer, that is, the three are collectively covered by the gate insulating layer, in terms of fabrication process, All three are obtained by patterning the first metal layer.
  • the source and the drain of the thin film transistor T1 are both obtained by patterning the second metal layer.
  • the pixel electrode P is an ITO electrode.
  • the compensation capacitor C_co may be composed of a compensation potential trace G(m)_co and a drain 4 of the thin film transistor T1, at the compensation potential trace G(m)_co and the drain 4 of the thin film transistor T1.
  • a gate insulating layer 2 and an active layer 3 are interposed therebetween.
  • the compensation capacitor C_co may also be composed of a compensation potential trace G(m)_co and a pixel electrode P.
  • the scanning signal transmitted by the scanning line (G(m)) is changed from the high potential Vgh to the low potential Vgl, and the gate potential of the thin film transistor T1 is pulled.
  • the voltage of the pixel electrode P is also pulled low by the influence of the parasitic capacitance Cgs, generating a pull-down feedback voltage Vft1; but at the same time, under the action of the inverter F, the compensation potential trace G(m)_co is transmitted.
  • the potential of the compensation signal is changed from the low potential Vgl to the high potential Vgh, and the voltage of the pixel electrode P is affected by the compensation capacitor C_co to generate a pull-up feedback voltage Vft2, and the magnitude of the pull-up feedback voltage Vft2 is equal to the pull-down feedback voltage.
  • Vft1 finally stabilizes the voltage of the pixel electrode P, that is, the feedback voltage Vft2 of the compensation capacitor C_co generates a pull-down feedback voltage Vft1 caused by the parasitic capacitance Cgs, and eliminates the scanning of the scanning line G(m) transmission.
  • the influence of the signal on the pixel electrode P reduces the panel flicker, reduces image sticking, improves display uniformity, and improves the overall display quality of the display panel.
  • the magnitude of the compensation capacitor C_co can be designed to be consistent with the magnitude of the parasitic capacitance Cgs, while compensating for the voltage difference V_co between the high and low potentials of the compensation signal transmitted by the potential trace G(m)_co is equal to the scan line G(m)
  • the voltage difference between the high potential Vgh of the transmitted scan signal and the low potential Vgl namely:
  • V_co Vgh-Vgl
  • the voltage difference V_co between the high and low potentials of the compensation signal transmitted by the compensation potential trace G(m)_co can be designed to be smaller than the scanning signal transmitted by the scanning line G(m).
  • the voltage difference between the high potential Vgh and the low potential Vgl is simply increased by the compensation capacitor C_co, ie:
  • the pixel unit circuit of the compensation feedback voltage of the present invention is provided with a compensation capacitor, one end of the compensation capacitor is electrically connected to the compensation potential trace, and the other end is electrically connected to the pixel electrode, and the compensation potential trace is transmitted.
  • the potential of the compensation signal is opposite to the potential of the scan signal transmitted by the scan line.
  • the compensation capacitor When the pixel electrode is charged, the compensation capacitor generates a pull-up feedback voltage, which compensates for the pull-down feedback voltage caused by the parasitic capacitance, and eliminates the scan of the scan line transmission. The influence of the signal on the pixel electrode, thereby reducing panel flicker, reducing image sticking, improving display uniformity, and improving the overall display quality of the display panel.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Optics & Photonics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Abstract

一种补偿反馈电压的像素单元电路，设置有补偿电容(C_co)，补偿电容(C_co)一端电性连接于补偿电位走线(G(m)_co)，另一端电性连接于像素电极(P)，补偿电位走线(G(m)_co)传输的补偿信号的电位与扫描线(G(m))传输的扫描信号的电位相反，在像素电极(P)充电结束时，补偿电容(C_co)产生一个上拉的反馈电压，对寄生电容(Cgs)引起的下拉的反馈电压进行补偿，消除扫描线(G(m))传输的扫描信号对像素电极(P)的影响，从而减小面板闪烁，减轻影像残留现象，提高显示均匀性，改善显示面板的整体显示品质。

Description

补偿反馈电压的像素单元电路 技术领域
本发明涉及液晶显示技术领域，尤其涉及一种补偿反馈电压的像素单元电路。
背景技术
液晶显示器(Liquid Crystal Display，LCD)具有机身薄、省电、无辐射等众多优点，得到了广泛的应用。如：液晶电视、移动电话、个人数字助理(PDA)、数字相机、计算机屏幕或笔记本电脑屏幕等，在平板显示领域中占主导地位。
现有市场上的液晶显示器大部分为背光型液晶显示器，其包括壳体、设于壳体内的液晶显示面板及设于壳体内的背光模组。液晶显示面板是液晶显示器的主要组件，但液晶显示面板本身不发光，需要借由背光模组提供的光源来正常显示影像。
通常液晶显示面板由一彩色滤光片基板(Color Filter，CF)、一薄膜晶体管阵列基板(Thin Film Transistor Array Substrate，TFT Array Substrate)以及一配置于两基板间的液晶层(Liquid Crystal Layer)所构成，并分别在两基板的相对内侧设置像素电极、公共电极，通过施加电压控制液晶分子改变方向，将背光模组的光线折射出来产生画面。其中阵列基板布满多个呈矩阵式排列的像素，每个像素由薄膜晶体管(Thin Film Transistor，TFT)开关来控制像素电极的电压，从而控制液晶翻转角度，实现对光场强度的控制。
TFT具有多种结构，目前液晶显示器多采用底栅结构，TFT底栅极与源/漏极存在重叠区域，该重叠区域形成寄生电容Cgs。
图1所示为传统的像素单元电路的电路图，包括：薄膜晶体管T1，其栅极电性连接于像素单元所在行对应的扫描线G(m)，源极电性连接于像素单元所在列对应的数据线D(n)，漏极电性连接于像素电极P；寄生电容Cgs，其两端分别电性连接薄膜晶体管T1的栅极与漏极；存储电容Cst，其一端电性连接薄膜晶体管T1的漏极，另一端接一恒定电压；液晶电容Clc，其一端电性连接薄膜晶体管T1的漏极，另一端接一恒定电压。
由于寄生电容Cgs的存在，导致像素电极P的电压受到薄膜晶体管T1的栅极电位的干扰。结合图2，在像素电极P充电结束时，薄膜晶体管T1 的栅极的电位瞬间拉低，像素电极P的电压因电容耦合作用也被拉低，产生一个反馈(feedthrough)电压Vft1。反馈电压Vft1的大小可由以下公式表示：
Vft1＝(Vgh-Vgl)×Cgs/Ctotal
其中，Vgh表示扫描线G(m)传输的扫描信号的高电位，Vgl表示扫描线G(m)传输的扫描信号的低电位；Ctotal表示所有与该像素电极P连接的电容之和，包括液晶电容Clc、存储电容Cst、与寄生电容Cgs。
像素电极P的正负帧电压都会受到反馈电压Cgs的影响，容易造成正负帧电压不对称，形成闪烁(flicker)，并引发残影(Image Sticking)等问题，影响显示品质。另外，面板各区域因RC Delay的状况不同，也会造成反馈电压的差异，从而引起公共电极电压Vcom不均，造成局部闪烁严重。
发明内容
本发明的目的在于提供一种补偿反馈电压的像素单元电路，能够补偿由寄生电容引起的反馈电压，减小面板闪烁，减轻影像残留现象，提高显示均匀性，改善显示面板的整体显示品质。
为实现上述目的，本发明提供一种补偿反馈电压的像素单元电路，包括：
薄膜晶体管，其栅极电性连接于像素单元所在行对应的扫描线，源极电性连接于像素单元所在列对应的数据线，漏极电性连接于像素电极；
像素电极，其电性连接于所述薄膜晶体管的漏极；
寄生电容，其一端电性连接所述薄膜晶体管的栅极，另一端电性连接所述薄膜晶体管的漏极及像素电极；
补偿电容，其一端电性连接于补偿电位走线，另一端电性连接于所述薄膜晶体管的漏极及像素电极；
以及补偿电位走线，所述补偿电位走线传输的补偿信号的电位与扫描线传输的扫描信号的电位相反。
所述补偿反馈电压的像素单元电路，还包括一反相器，所述反相器的输入端电性连接于扫描线，输出端电性连接于补偿电位走线。
所述补偿反馈电压的像素单元电路，还包括存储电容，其一端电性连接薄膜晶体管的漏极，另一端接一恒定电压；以及液晶电容，其一端电性连接薄膜晶体管的漏极，另一端接一恒定电压。
所述补偿电位走线、薄膜晶体管的栅极、及扫描线位于同一层，所述补偿电容由补偿电位走线与薄膜晶体管的漏极组成。
所述补偿电位走线、薄膜晶体管的栅极、及扫描线位于同一层，所述补偿电容由补偿电位走线与像素电极组成。
所述像素电极为ITO电极。
所述补偿反馈电压的像素单元电路中：
C_co×V_co＝(Vgh-Vgl)×Cgs；
其中，C_co表示补偿电容，V_co表示补偿电位走线传输的补偿信号的高、低电位之间的电压差，Vgh表示扫描线传输的扫描信号的高电位，Vgl表示扫描线传输的扫描信号的低电位，Cgs表示寄生电容。
可选的，V_co＝Vgh-Vgl，
C_co＝Cgs。
可选的，V_co<Vgh-Vgl，
C_co>Cgs。
本发明还提供一种补偿反馈电压的像素单元电路，包括：
薄膜晶体管，其栅极电性连接于像素单元所在行对应的扫描线，源极电性连接于像素单元所在列对应的数据线，漏极电性连接于像素电极；
像素电极，其电性连接于所述薄膜晶体管的漏极；
寄生电容，其一端电性连接所述薄膜晶体管的栅极，另一端电性连接所述薄膜晶体管的漏极及像素电极；
补偿电容，其一端电性连接于补偿电位走线，另一端电性连接于所述薄膜晶体管的漏极及像素电极；
以及补偿电位走线，所述补偿电位走线传输的补偿信号的电位与扫描线传输的扫描信号的电位相反；
还包括一反相器，所述反相器的输入端电性连接于扫描线，输出端电性连接于补偿电位走线；
还包括存储电容，其一端电性连接薄膜晶体管的漏极，另一端接一恒定电压；以及液晶电容，其一端电性连接薄膜晶体管的漏极，另一端接一恒定电压；
其中，
C_co×V_co＝(Vgh-Vgl)×Cgs；
其中，C_co表示补偿电容，V_co表示补偿电位走线传输的补偿信号的高、低电位之间的电压差，Vgh表示扫描线传输的扫描信号的高电位，Vgl表示扫描线传输的扫描信号的低电位，Cgs表示寄生电容。
本发明的有益效果：本发明提供的一种补偿反馈电压的像素单元电路设置有补偿电容，该补偿电容一端电性连接于补偿电位走线，另一端电性 连接于像素电极，所述补偿电位走线传输的补偿信号的电位与扫描线传输的扫描信号的电位相反，在像素电极充电结束时，补偿电容产生一个上拉的反馈电压，对寄生电容引起的下拉的反馈电压进行补偿，消除扫描线传输的扫描信号对像素电极的影响，从而减小面板闪烁，减轻影像残留现象，提高显示均匀性，改善显示面板的整体显示品质。
为了能更进一步了解本发明的特征以及技术内容，请参阅以下有关本发明的详细说明与附图，然而附图仅提供参考与说明用，并非用来对本发明加以限制。
附图说明
下面结合附图，通过对本发明的具体实施方式详细描述，将使本发明的技术方案及其它有益效果显而易见。
附图中，
图1为传统的像素单元电路的电路图；
图2为传统的像素单元电路中像素电极的电压波形示意图；
图3为本发明的补偿反馈电压的像素单元电路的电路图；
图4为本发明的补偿反馈电压的像素单元电路中补偿电容的结构示意图；
图5为本发明的补偿反馈电压的像素单元电路中扫描线传输的扫描信号与补偿电位走线传输的补偿信号的波形图；
图6为本发明的补偿反馈电压的像素单元电路中像素电极的电压波形示意图。
具体实施方式
为更进一步阐述本发明所采取的技术手段及其效果，以下结合本发明的优选实施例及其附图进行详细描述。
请参阅图3，本发明提供一种补偿反馈电压的像素单元电路，包括：
薄膜晶体管T1，其栅极电性连接于像素单元所在行对应的扫描线G(m)，源极电性连接于像素单元所在列对应的数据线D(n)，漏极电性连接于像素电极P；
像素电极P，其电性连接于所述薄膜晶体管T1的漏极；
寄生电容Cgs，其一端电性连接所述薄膜晶体管T1的栅极，另一端电性连接所述薄膜晶体管T1的漏极及像素电极P；
补偿电容C_co，其一端电性连接于补偿电位走线G(m)_co，另一端 电性连接于所述薄膜晶体管T1的漏极及像素电极P；
以及补偿电位走线G(m)_co，所述补偿电位走线G(m)_co传输的补偿信号的电位与扫描线G(m)传输的扫描信号的电位相反。
进一步地，通过设置一反相器F使得所述补偿电位走线G(m)_co传输的补偿信号的电位与扫描线G(m)传输的扫描信号的电位相反。所述反相器F的输入端电性连接于扫描线G(m)，输出端电性连接于补偿电位走线G(m)_co。如图5所示，当扫描线G(m)传输的扫描信号的为高电位Vgh时，经过反相器F反相，补偿电位走线G(m)_co传输的补偿信号的电位为低电位Vgl；相应的，当扫描线G(m)传输的扫描信号的为低电位Vgl时，经过反相器F反相，补偿电位走线G(m)_co传输的补偿信号的电位为高电位Vgh。
本发明的补偿反馈电压的像素单元电路，还包括：存储电容Cst，其一端电性连接薄膜晶体管T1的漏极，另一端接一恒定电压；以及液晶电容Clc，其一端电性连接薄膜晶体管T1的漏极，另一端接一恒定电压。
具体地，所述补偿电位走线G(m)_co、薄膜晶体管T1的栅极、及扫描线G(m)位于同一层，即三者共同被栅极绝缘层覆盖，就制作工艺来说，三者均由第一金属层经图案化处理后得到。所述薄膜晶体管T1的源极与漏极均由第二金属层经图案化处理后得到。所述像素电极P为ITO电极。
如图4所示，所述补偿电容C_co可由补偿电位走线G(m)_co与薄膜晶体管T1的漏极4组成，在补偿电位走线G(m)_co与薄膜晶体管T1的漏极4之间夹有栅极绝缘层2与有源层3。
所述补偿电容C_co还可由补偿电位走线G(m)_co与像素电极P组成。
结合图2、图5、与图6，在像素电极P充电结束时，扫描线(G(m))传输的扫描信号由高电位Vgh转变为低电位Vgl，薄膜晶体管T1的栅极电位被拉低，像素电极P的电压受寄生电容Cgs的影响也被拉低，产生一个下拉的反馈电压Vft1；但与此同时，在反相器F的作用下，补偿电位走线G(m)_co传输的补偿信号的电位由低电位Vgl转变为高电位Vgh，像素电极P的电压受补偿电容C_co的影响而产生一个上拉的反馈电压Vft2，该上拉的反馈电压Vft2的大小等于下拉的反馈电压Vft1，最终使像素电极P的电压保持稳定不变，即补偿电容C_co产生上拉的反馈电压Vft2对寄生电容Cgs引起的下拉的反馈电压Vft1进行补偿，消除了扫描线G(m)传输的扫描信号对像素电极P的影响，从而减小面板闪烁，减轻影像残留现象，提高显示均匀性，改善显示面板的整体显示品质。
进一步地，补偿电容C_co的大小可设计为与寄生电容Cgs的大小一致，同时补偿电位走线G(m)_co传输的补偿信号的高、低电位之间的电压差V_co等于扫描线G(m)传输的扫描信号的高电位Vgh与低电位Vgl的电压差，即：
V_co＝Vgh-Vgl，
C_co＝Cgs。
为了减小扫描线G(m)的负载，补偿电位走线G(m)_co传输的补偿信号的高、低电位之间的电压差V_co可设计的小于扫描线G(m)传输的扫描信号的高电位Vgh与低电位Vgl的电压差，只需通过增大补偿电容C_co，即：
V_co<Vgh-Vgl，
C_co>Cgs。
只要保证：
C_co×V_co＝(Vgh-Vgl)×Cgs
即可。
综上所述，本发明的补偿反馈电压的像素单元电路设置有补偿电容，该补偿电容一端电性连接于补偿电位走线，另一端电性连接于像素电极，所述补偿电位走线传输的补偿信号的电位与扫描线传输的扫描信号的电位相反，在像素电极充电结束时，补偿电容产生一个上拉的反馈电压，对寄生电容引起的下拉的反馈电压进行补偿，消除扫描线传输的扫描信号对像素电极的影响，从而减小面板闪烁，减轻影像残留现象，提高显示均匀性，改善显示面板的整体显示品质。
以上所述，对于本领域的普通技术人员来说，可以根据本发明的技术方案和技术构思作出其他各种相应的改变和变形，而所有这些改变和变形都应属于本发明权利要求的保护范围。

Claims (15)

  1. 一种补偿反馈电压的像素单元电路，包括：
    薄膜晶体管，其栅极电性连接于像素单元所在行对应的扫描线，源极电性连接于像素单元所在列对应的数据线，漏极电性连接于像素电极；
    像素电极，其电性连接于所述薄膜晶体管的漏极；
    寄生电容，其一端电性连接所述薄膜晶体管的栅极，另一端电性连接所述薄膜晶体管的漏极及像素电极；
    补偿电容，其一端电性连接于补偿电位走线，另一端电性连接于所述薄膜晶体管的漏极及像素电极；
    以及补偿电位走线，所述补偿电位走线传输的补偿信号的电位与扫描线传输的扫描信号的电位相反。
  2. 如权利要求1所述的补偿反馈电压的像素单元电路，还包括一反相器，所述反相器的输入端电性连接于扫描线，输出端电性连接于补偿电位走线。
  3. 如权利要求1所述的补偿反馈电压的像素单元电路，还包括存储电容，其一端电性连接薄膜晶体管的漏极，另一端接一恒定电压；以及液晶电容，其一端电性连接薄膜晶体管的漏极，另一端接一恒定电压。
  4. 如权利要求2所述的补偿反馈电压的像素单元电路，其中，所述补偿电位走线、薄膜晶体管的栅极、及扫描线位于同一层，所述补偿电容由补偿电位走线与薄膜晶体管的漏极组成。
  5. 如权利要求1所述的补偿反馈电压的像素单元电路，其中，所述补偿电位走线、薄膜晶体管的栅极、及扫描线位于同一层，所述补偿电容由补偿电位走线与像素电极组成。
  6. 如权利要求5所述的补偿反馈电压的像素单元电路，其中，所述像素电极为ITO电极。
  7. 如权利要求1所述的补偿反馈电压的像素单元电路，其中，
    C_co×V_co＝(Vgh-Vgl)×Cgs；
    其中，C_co表示补偿电容，V_co表示补偿电位走线传输的补偿信号的高、低电位之间的电压差，Vgh表示扫描线传输的扫描信号的高电位，Vgl表示扫描线传输的扫描信号的低电位，Cgs表示寄生电容。
  8. 如权利要求7所述的补偿反馈电压的像素单元电路，其中，
    V_co＝Vgh-Vgl，
    C_co＝Cgs。
  9. 如权利要求7所述的补偿反馈电压的像素单元电路，其中，
    V_co<Vgh-Vgl，
    C_co>Cgs。
  10. 一种补偿反馈电压的像素单元电路，包括：
    薄膜晶体管，其栅极电性连接于像素单元所在行对应的扫描线，源极电性连接于像素单元所在列对应的数据线，漏极电性连接于像素电极；
    像素电极，其电性连接于所述薄膜晶体管的漏极；
    寄生电容，其一端电性连接所述薄膜晶体管的栅极，另一端电性连接所述薄膜晶体管的漏极及像素电极；
    补偿电容，其一端电性连接于补偿电位走线，另一端电性连接于所述薄膜晶体管的漏极及像素电极；
    以及补偿电位走线，所述补偿电位走线传输的补偿信号的电位与扫描线传输的扫描信号的电位相反；
    还包括一反相器，所述反相器的输入端电性连接于扫描线，输出端电性连接于补偿电位走线；
    还包括存储电容，其一端电性连接薄膜晶体管的漏极，另一端接一恒定电压；以及液晶电容，其一端电性连接薄膜晶体管的漏极，另一端接一恒定电压；
    其中，
    C_co×V_co＝(Vgh-Vgl)×Cgs；
    其中，C_co表示补偿电容，V_co表示补偿电位走线传输的补偿信号的高、低电位之间的电压差，Vgh表示扫描线传输的扫描信号的高电位，Vgl表示扫描线传输的扫描信号的低电位，Cgs表示寄生电容。
  11. 如权利要求10所述的补偿反馈电压的像素单元电路，其中，所述补偿电位走线、薄膜晶体管的栅极、及扫描线位于同一层，所述补偿电容由补偿电位走线与薄膜晶体管的漏极组成。
  12. 如权利要求10所述的补偿反馈电压的像素单元电路，其中，所述补偿电位走线、薄膜晶体管的栅极、及扫描线位于同一层，所述补偿电容由补偿电位走线与像素电极组成。
  13. 如权利要求12所述的补偿反馈电压的像素单元电路，其中，所述像素电极为ITO电极。
  14. 如权利要求10所述的补偿反馈电压的像素单元电路，其中，
    V_co＝Vgh-Vgl，
    C_co＝Cgs。
  15. 如权利要求10所述的补偿反馈电压的像素单元电路，其中，
    V_co<Vgh-Vgl，
    C_co>Cgs。
PCT/CN2015/087722 2015-07-17 2015-08-21 补偿反馈电压的像素单元电路 Ceased WO2017012163A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/778,088 US9570034B2 (en) 2015-07-17 2015-08-21 Pixel cell circuits of compensation feedback voltage

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510423481.1 2015-07-17
CN201510423481.1A CN104991363A (zh) 2015-07-17 2015-07-17 补偿反馈电压的像素单元电路

Publications (1)

Publication Number Publication Date
WO2017012163A1 true WO2017012163A1 (zh) 2017-01-26

Family

ID=54303198

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/087722 Ceased WO2017012163A1 (zh) 2015-07-17 2015-08-21 补偿反馈电压的像素单元电路

Country Status (2)

Country Link
CN (1) CN104991363A (zh)
WO (1) WO2017012163A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110111714A (zh) * 2019-04-16 2019-08-09 福建华佳彩有限公司 一种商用显示器源极走线电压的补偿方法
CN110164395A (zh) * 2018-11-23 2019-08-23 友达光电股份有限公司 驱动电路及驱动方法

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105842947A (zh) * 2016-05-27 2016-08-10 深圳市华星光电技术有限公司 一种液晶显示面板及液晶显示器
CN106971697A (zh) * 2017-05-16 2017-07-21 昆山龙腾光电有限公司 显示装置
CN107481686B (zh) * 2017-08-21 2020-03-10 武汉华星光电技术有限公司 改善液晶面板显示状态的方法、液晶面板及液晶显示器
CN107665687A (zh) * 2017-10-26 2018-02-06 惠科股份有限公司 一种显示设备
CN108873530B (zh) * 2018-07-30 2021-10-08 京东方科技集团股份有限公司 一种阵列基板、显示面板及显示装置
CN108957814B (zh) * 2018-08-29 2021-08-13 南京京东方显示技术有限公司 一种液晶显示装置及电路补偿方法
TWI689903B (zh) * 2018-11-09 2020-04-01 友達光電股份有限公司 驅動電路以及驅動方法
CN109326258B (zh) * 2018-11-21 2021-11-12 合肥鑫晟光电科技有限公司 移位寄存器单元和显示面板
CN112419886B (zh) * 2019-08-20 2022-04-26 友达光电股份有限公司 像素阵列基板
CN110491326A (zh) * 2019-08-28 2019-11-22 深圳市华星光电半导体显示技术有限公司 像素电路、显示面板及显示装置
CN116382010A (zh) * 2023-04-21 2023-07-04 上海天马微电子有限公司 一种液晶光栅及显示装置
CN118609520A (zh) * 2024-06-26 2024-09-06 京东方科技集团股份有限公司 图像显示方法、显示模组以及显示装置
CN119007683A (zh) * 2024-09-30 2024-11-22 惠科股份有限公司 像素驱动电路和方法、显示面板、装置以及设备

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101738796A (zh) * 2008-11-17 2010-06-16 奇美电子股份有限公司 有源矩阵液晶显示器及液晶显示面板
CN101770750A (zh) * 2008-12-26 2010-07-07 北京京东方光电科技有限公司 液晶显示器及其控制方法
CN101963723A (zh) * 2009-07-22 2011-02-02 北京京东方光电科技有限公司 Tft-lcd阵列基板及其制造方法
CN102034443A (zh) * 2009-09-30 2011-04-27 北京京东方光电科技有限公司 提高像素电极电压准确性的方法和阵列基板
CN102087844A (zh) * 2011-02-24 2011-06-08 华映视讯（吴江）有限公司 液晶面板的补偿电路
CN103257498A (zh) * 2013-05-07 2013-08-21 京东方科技集团股份有限公司 一种像素结构及其驱动方法、显示装置
CN103744209A (zh) * 2014-02-07 2014-04-23 友达光电股份有限公司 一种馈通电压补偿电路及其像素电路

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101738796A (zh) * 2008-11-17 2010-06-16 奇美电子股份有限公司 有源矩阵液晶显示器及液晶显示面板
CN101770750A (zh) * 2008-12-26 2010-07-07 北京京东方光电科技有限公司 液晶显示器及其控制方法
CN101963723A (zh) * 2009-07-22 2011-02-02 北京京东方光电科技有限公司 Tft-lcd阵列基板及其制造方法
CN102034443A (zh) * 2009-09-30 2011-04-27 北京京东方光电科技有限公司 提高像素电极电压准确性的方法和阵列基板
CN102087844A (zh) * 2011-02-24 2011-06-08 华映视讯（吴江）有限公司 液晶面板的补偿电路
CN103257498A (zh) * 2013-05-07 2013-08-21 京东方科技集团股份有限公司 一种像素结构及其驱动方法、显示装置
CN103744209A (zh) * 2014-02-07 2014-04-23 友达光电股份有限公司 一种馈通电压补偿电路及其像素电路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110164395A (zh) * 2018-11-23 2019-08-23 友达光电股份有限公司 驱动电路及驱动方法
CN110111714A (zh) * 2019-04-16 2019-08-09 福建华佳彩有限公司 一种商用显示器源极走线电压的补偿方法

Also Published As

Publication number Publication date
CN104991363A (zh) 2015-10-21

Similar Documents

Publication Publication Date Title
WO2017012163A1 (zh) 补偿反馈电压的像素单元电路
US8456400B2 (en) Liquid crystal device and electronic apparatus
US9891489B2 (en) Array substrate and liquid crystal display
CN106448590B (zh) 一种液晶显示面板的goa电路及显示装置
KR102216659B1 (ko) 액정표시장치의 픽셀 어레이
KR102020938B1 (ko) 액정표시장치
TW201344668A (zh) 顯示面板及其驅動電路
WO2016090698A1 (zh) 液晶显示面板及其驱动方法
WO2017012160A1 (zh) 降低功耗的goa电路
CN101566771A (zh) 含连接至子像素电极的晶体管的显示装置
US9570034B2 (en) Pixel cell circuits of compensation feedback voltage
WO2019037186A1 (zh) 改善液晶面板显示状态的方法、液晶面板及液晶显示器
US20170255073A1 (en) Structure for lcd panel
WO2016187909A1 (zh) 一种液晶显示面板及其驱动方法
KR101970800B1 (ko) 액정표시장치
WO2016106879A1 (zh) 一种阵列基板和显示装置
CN100587788C (zh) 液晶显示装置
US9196208B2 (en) Gate drive method in which a flickering phenomen is eliminated and gate drive device of liquid crystal display
US8115880B2 (en) Liquid crystal display panel and display apparatus
TWI469128B (zh) 電壓校準電路及其液晶顯示裝置
US8441424B2 (en) Liquid crystal display device and method of driving the same
CN113409740B (zh) 液晶显示装置的电压补偿电路及其方法
US20180143472A1 (en) Array substrate and display panel
JP2019534481A (ja) Ｌｃｄアレイ基板、ｌｃｄパネル及びｌｃｄ画素回路
US7843419B2 (en) Transflective LCD and driving method thereof

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14778088

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15898719

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15898719

Country of ref document: EP

Kind code of ref document: A1