WO2016165486A1 - Transmitter and signal output method - Google Patents

Transmitter and signal output method Download PDF

Info

Publication number
WO2016165486A1
WO2016165486A1 PCT/CN2016/074298 CN2016074298W WO2016165486A1 WO 2016165486 A1 WO2016165486 A1 WO 2016165486A1 CN 2016074298 W CN2016074298 W CN 2016074298W WO 2016165486 A1 WO2016165486 A1 WO 2016165486A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
module
constant envelope
bit
signals
Prior art date
Application number
PCT/CN2016/074298
Other languages
French (fr)
Chinese (zh)
Inventor
孙泰然
陶俊
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Publication of WO2016165486A1 publication Critical patent/WO2016165486A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0294Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers using vector summing of two or more constant amplitude phase-modulated signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02Transmitters
    • H04B1/04Circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3247Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/24Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages

Definitions

  • the present invention relates to the field of mobile communications, and in particular to a transmitter and a signal output method.
  • LTE-A LTE-Advanced
  • LTE-A LTE-Advanced
  • technologies such as Carrier Aggregation (CA) and Multi-Antenna (MIMO) are required, and wireless base stations are required to have broadband.
  • CA Carrier Aggregation
  • MIMO Multi-Antenna
  • features such as wide, high efficiency, and flexible configurability greatly increase the complexity of the RF front end.
  • An efficient transmitter based on Linear Amplification with Nonlinear Components (LINC) is an ideal solution to meet the future evolution of mobile communication systems.
  • the baseband digital processor decomposes a single peak-to-average ratio signal into two constant envelope signals, and outputs them through a dac and an IQ modulator.
  • the original signal is restored.
  • the decomposition principle is shown in Fig. 2.
  • the band-limited signal S(t) r(t) ⁇ e -j ⁇ (t) of the amplitude modulation phase modulation characteristic, 0 ⁇ r(t) ⁇ r max , where r max is the input
  • the maximum value of the signal amplitude is separated by a signal separator (Signal Components Separator, SCS for short) to generate the following two signals:
  • the structure is complex, including multiple analog components, such as the need for digital-to-analog converters (DAC), and analog modulators, even with IC technology is difficult to integrate, package.
  • DAC digital-to-analog converters
  • analog modulators even with IC technology is difficult to integrate, package.
  • the present invention has been made in order to provide a transmitter and signal output method that overcomes the above problems or at least partially solves the above problems.
  • An embodiment of the present invention provides a transmitter, including:
  • a coded modulator configured to convert an input baseband signal into two constant envelope signals and convert the two constant envelope signals from a multi-bit signal to a single bit by digital signal modulator DSM encoding and pulse width modulator PWM encoding signal;
  • the digital up-conversion module is configured to up-convert two single-bit signals outputted by the code modulator in the digital domain, move two single-bit signals to a carrier frequency, and combine the single-bit IQ complex signals of each single-bit signal For a single bit real signal, output to a high speed serial transmitter module;
  • a high speed serial transmitter module configured to convert two constant envelope signals from a digital signal to an analog signal and output to a band pass filter
  • a bandpass filter configured to filter out the out-of-band signal modulated by the code modulator and recover the two-way constant envelope signal after the out-of-phase decomposition, wherein the passband bandwidth of the bandpass filter is a code modulator conversion The decomposition bandwidth of the two-way constant envelope signal;
  • the power amplifier module is configured to perform power amplification on the two constant envelope signals output by the band pass filter;
  • the passive combination module is configured to combine and output two constant envelope signals output by the power amplifier module.
  • the code modulator, the digital up-conversion module, the high-speed serial transmitter module, the band-pass filter, the power amplifier module, and the passive combination module may adopt central processing when performing processing (CPU, Central Processing Unit), digital signal processor (DSP, Digital Singnal Processor) or Programmable Array (FPGA).
  • CPU Central Processing Unit
  • DSP Digital Singnal Processor
  • FPGA Programmable Array
  • the embodiment of the invention further provides a signal output method, including:
  • the coded modulator converts the input baseband signal into two constant envelope signals, and converts the two constant envelope signals from the multi-bit signal to the single-bit signal through digital signal modulator DSM encoding and pulse width modulator PWM coding;
  • the digital up-conversion module upconverts two single-bit signals output by the coded modulator in the digital domain, moves the two single-bit signals to the carrier frequency, and combines the single-bit IQ complex signals of each single-bit signal into a single bit.
  • the high-speed serial transmitter module converts two constant envelope signals from digital signals to analog signals and outputs them to a band-pass filter.
  • the band-pass filter filters out the out-of-band signals modulated by the code modulator and recovers the difference.
  • the phase-decomposed two-way constant envelope signal is input to the power amplifier module, wherein the passband bandwidth of the bandpass filter is a decomposition bandwidth of the two modulators of the constant envelope signal converted by the code modulator;
  • the power amplifier module power-amplifies and inputs two constant envelope signals output from the band pass filter To the passive combination module, the passive combination module combines and outputs the two constant envelope signals output by the power amplifier module.
  • the original LINC transmitter is modified, the concept of the digital transmitter is introduced, the transmitter link is simplified under the condition of ensuring high efficiency, and the original analog-to-digital converter is replaced by using digital modulation technology.
  • IQ modulator and a large number of RF links its structural complexity, transmitter cost will be greatly reduced, easy to integrate and commercial; in addition, the higher frequency of the digital domain output signal makes the adjustment accuracy of the branch delay higher, which is beneficial to the branch balance.
  • Sexual modulation is provided.
  • the technical solution of the embodiment of the present invention can greatly improve the coding efficiency because the out-of-band signal can be filtered out before the power amplifier, and at the combined output, due to the speciality of the outphasing algorithm. Sex, out-of-band noise is cancelled, making digital pre-distortion of the system easy to implement.
  • FIG. 1 is a schematic diagram of a basic architecture of a LINC transmitter in the prior art
  • FIG. 3 is a schematic structural diagram of a transmitter according to an embodiment of the present invention.
  • FIG. 4 is a schematic diagram of the principle of an efficient transmitter according to an embodiment of the present invention.
  • FIG. 5 is a schematic structural diagram of a transmitter according to an embodiment of the present invention.
  • FIG. 6 is a schematic structural diagram of an OUTPHASING processing module according to an embodiment of the present invention.
  • FIG. 7 is a schematic structural diagram of a DSM/PWM encoding module according to an embodiment of the present invention.
  • FIG. 8 is a flowchart of a signal output method according to an embodiment of the present invention.
  • an embodiment of the present invention provides a code modulator implemented by combining Outphasing and DSM/PWM, and a single-bit all-digital transmitter device composed thereof: by Outphasing decomposition at a low sampling rate , high sampling rate on DSM / PWM encoding, modulation.
  • the constant envelope signal is recovered by the filter and output to the high efficiency LINCPA.
  • FIG. 3 is a schematic structural diagram of a transmitter according to an embodiment of the present invention.
  • a transmitter according to an embodiment of the present invention includes: a code modulator (ie, a subordinate) Digital coded modulator 30), digital up-conversion module 31, high-speed serial transmitter module 32, bandpass filter 33, power amplifier module (ie, LINCPA described below) 34, and passive combining module 35, in the following embodiments of the present invention Each module is described in detail.
  • the code modulator 30 is configured to convert the input baseband signal into two constant envelope signals, and convert the two constant envelope signals from the multi-bit signal to a single by the digital signal modulator DSM encoding and the pulse width modulator PWM encoding.
  • the bit signal; the code modulator 30 specifically includes: a heterogeneous processing module and an encoding module, specifically:
  • a heterogeneous processing module configured to oversample an input baseband signal and pass the signal
  • the number separation algorithm performs out-of-phase decomposition to convert one baseband signal into two constant envelope signals
  • the heterogeneous processing module is specifically configured to extract the phase and amplitude information of the input baseband signal by using a coordinate rotation digital calculation method, and The amplitude information is converted into phase information, and finally two kinds of phase information are input to the phase modulator, and two constant envelope signals are output.
  • the coding module is configured to perform oversampling and noise shaping processing on the two constant envelope signals by DSM coding, perform PWM processing on the signal after the noise shaping processing, and perform parallel-to-serial conversion.
  • the coding module specifically includes: a DSM coding module and a PWM coding module, specifically:
  • the DSM encoding module is configured to perform oversampling and noise shaping processing on the two constant envelope signals by DSM encoding, and compress the bits of the two constant envelope signals from M bits to N bits, where 1 ⁇ N ⁇ M;
  • the PWM coding module is configured to perform a table lookup operation by using two N-bit constant envelope signals as a table lookup address, and perform parallel-to-serial conversion of the data, and output two single-bit signals according to the result of the look-up table (the single-bit signal is IQ complex signal).
  • the digital up-conversion module 31 is configured to up-convert the two single-bit signals output by the code modulator 30 in the digital domain, to move the two single-bit signals to the carrier frequency, and to multiply the single-bit IQ of each single-bit signal.
  • the signals are combined into a single bit real signal and output to the high speed serial transmitter module 32;
  • the high speed serial transmitter module 32 is configured to convert two constant envelope signals from a digital signal to an analog signal, and output to the band pass filter 33;
  • the bandpass filter 33 is configured to filter out the out-of-band signal modulated by the code modulator and recover the two-way constant envelope signal after the out-of-phase decomposition, wherein the passband bandwidth of the bandpass filter is
  • the code modulator converts the decomposition bandwidth of two constant envelope signals
  • the band-pass filter requires the filtered signal to be a constant envelope. In order to improve the overall system efficiency, it is required to filter out the out-of-band signal as much as possible. Therefore, the passband bandwidth of the bandpass filter is required.
  • the outphasing decomposition bandwidth for the out-of-phase processing module is required.
  • the power amplifier module 34 is configured to perform power amplification on the two constant envelope signals output by the band pass filter 33;
  • the passive combining module 35 is configured to combine and output the two constant envelope signals output by the power amplifier module 34.
  • the passive combination module 35 includes an isolation combiner or a non-isolated combiner.
  • the system mainly includes three parts: a digital code modulator (Digital Encode Modulator), a filter, and a LINCPA.
  • the digital modulator performs digital modulation in the digital domain, generates a modulated digital signal, and generates two constant envelope signals to drive LINCPA through filtering.
  • the LINCPA mainly works in a saturated region, and has characteristics of high efficiency, flexibility, reconfigurability, and high linearity.
  • DSM digital-sigma modulator
  • PWM pulse-width modulator
  • OUTPHASING is decomposed and the peak-to-average ratio signal (the envelope varies greatly) is converted into two constant envelope signals by the Signal Separation Algorithm (SCS). Although both paths generate a noise signal that occupies the decomposition bandwidth, the noise cancels each other after the LINCPA combines.
  • SCS Signal Separation Algorithm
  • DSM can modulate multi-bit input signals into low-bit outputs by oversampling (ie, sampling rates are many times higher than signal bandwidth) and noise shaping techniques (quantization noise is mainly distributed out-of-band with low in-band noise).
  • the signal can maintain the signal to noise ratio (SNR) performance of the signal.
  • SNR signal to noise ratio
  • the PWM compares the signal with a comparison wave of a certain frequency, and generates a low-bit or single-bit output signal according to the comparison result, and is also a signal coding modulation technique.
  • the signal-separation algorithm can change the variable envelope signal into two constant envelope signals, and then perform the latter two coding techniques (DSM/PWM) on the two signals, and the constant-envelope multi-bit signal, Convert to a single-bit signal, then pass the bandpass filter and enter LINCPA.
  • DSM/PWM Digital to Analog Converter
  • the DAC Digital to Analog Converter
  • the analog up-conversion structure can be omitted by (DSM/PWM), and then the constant envelope signal can be recovered by the filter to further improve the coding efficiency.
  • LINCPA it achieves high power amplifier efficiency.
  • FIG. 5 is a schematic structural diagram of a transmitter according to an embodiment of the present invention. As shown in FIG. 5, the method specifically includes:
  • the OUTPHASING processing module oversamples the baseband signal, and at the lower sampling rate, performs OUTPHASING decomposition on the signal, and converts one signal into two constant envelope signals, both of which contain information of the original signal, and phase
  • the opposite noise signal when passing through the combiner, the opposite phase noise signals cancel each other out, thereby recovering the original signal.
  • the 502 module is an OUTPHASING processing module, and the amplitude information of the input peak-to-average ratio signal is converted into additional phase information of the two sub-signals S1 and S2.
  • the OUTPHASING processing module 601 uses the cordic algorithm to extract the phase and amplitude information of the input signal, converts the amplitude information into phase information through the 602 lookup table, and finally inputs the two phase information to the phase modulator. 603, output two phase modulation signals of Hengbao.
  • the DSM ⁇ PWM processing module the DSM processing module mainly performs oversampling and noise shaping processing on the previous two M-bit constant envelope data, and compresses it to N bits (M>N) to ensure that the near-end noise floor is sufficiently low. Then, the table-and-table method is used to realize the coding and modulation of the PWM signal.
  • the input N-bit data is used as the address of the lookup table, and the content outputted after the look-up table is used as the PWM pulse width modulation signal.
  • the PWM processing module realizes parallel-to-serial conversion of data in the process of implementing input data look-up, converting N-bit data into single-bit output, and multi-bit output in multi-level applications. However, the number of bits is less than N, and the data rate is also increased by 2 ⁇ N times of the principle.
  • the 503 module is a DSM/PWM encoding module, and encodes and modulates a multi-bit signal of an input signal to perform noise shaping processing, and the input signal is M-bit data, and the output signal is an N-bit signal (M >N).
  • 701 is DSM encoding. Module, which performs shaping filtering on quantization noise, which can be first-order, second-order or even higher-order noise shaping, and the output is an N-bit model.
  • the 702 module is a PWM module, which performs PWM processing on the input signal and implements parallel-to-serial conversion.
  • the input signal is an N-bit signal
  • the output signal is a single bit.
  • the digital up-conversion module 504 implements a "sampling rate/4" up-conversion function in the digital domain, and combines the IQ complex signal into a single-channel real-signal output while moving the signal to the carrier frequency, wherein the sampling rate refers to the PWM processing module.
  • the data rate of the output signal is a "sampling rate/4" up-conversion function in the digital domain, and combines the IQ complex signal into a single-channel real-signal output while moving the signal to the carrier frequency, wherein the sampling rate refers to the PWM processing module.
  • the data rate of the output signal is a "sampling rate/4" up-conversion function in the digital domain, and combines the IQ complex signal into a single-channel real-signal output while moving the signal to the carrier frequency, wherein the sampling rate refers to the PWM processing module. The data rate of the output signal.
  • the high speed serial transmitter (Serdes) module 505 takes the signal from digital to analog. Different from the traditional digital-to-analog conversion of DAC devices, the digital logic circuit chip integrated high-speed serial transmitter (Serdes) is used to convert digital signals to analog signals.
  • the two-way bandpass filter 506 filters out the out-of-band harmonics generated by the PWM/DSM modulation, and retains the branch signal decomposed by the OUTPHASING in the band to restore the analog signal of the constant envelope.
  • Power amplifier module 507 LINCPA mainly refers to the two-way consistency of high-efficiency power amplifiers (C, D, E, F), this power amplifier module works in saturation state, driven by constant envelope signal, the efficiency is very high.
  • the passive combining module 508 is mainly an isolated and non-isolated combiner realized by a coupling transmission line. Considering the improvement of the combining efficiency, the Cherix combiner with the compensation angle can be used according to the peak-to-average ratio of the input signal.
  • the OUTPHASING and DSM operating operating clock rates are relatively low, and high-order DSMs can be used to further suppress near-end noise.
  • the PWM module is composed of A very small lookup table implementation, very high precision, and the resulting signal performance is also very good.
  • the multi-channel single-bit signal in the digital domain can be converted from digital to analog domain by multi-channel Serdes, and then bandpass filtered with a passband bandwidth of 60M.
  • the OUTPHASING constant envelope signal is restored to the high-efficiency power amplifier module of the subsequent stage to achieve power amplification.
  • the high efficiency (with compensation angle) Cherix isolation combiner combines to improve the combined efficiency, which is consistent with the traditional LINCPA.
  • the digital part has a feedback branch, due to the special nature of OUTPHASING decomposition synthesis, and band pass filtering.
  • the filter filters out the out-of-band modulation signal so that digital pre-distortion can be done before digital modulation (before OUTPHASING decomposition) in a manner consistent with traditional architecture.
  • the out-of-band signal can be filtered out before the power amplifier, the coding efficiency is greatly improved, and at the combined output, due to the particularity of the OUTPHASING algorithm, the out-of-band noise is Offseting makes the digital predistortion of the system easy to implement.
  • FIG. 8 is a flowchart of a signal output method according to an embodiment of the present invention. As shown in FIG. 8, the present invention is implemented according to the present invention.
  • the signal output method of the example includes the following processing:
  • Step 801 the code modulator converts the input baseband signal into two constant envelope signals, and communicates Over digital signal modulator DSM encoding and pulse width modulator PWM encoding converts two constant envelope signals from a multi-bit signal to a single-bit signal;
  • step 801 includes the following processing:
  • Step 1 The heterogeneous processing module oversamples the input baseband signal, and performs heterogeneous decomposition by the signal separation algorithm to convert one baseband signal into two constant envelope signals; specifically, the heterogeneous processing module uses coordinate rotation
  • the digital calculation method extracts the phase and amplitude information of the input baseband signal, converts the amplitude information into phase information by looking up the table, and finally inputs the two phase information to the phase modulator to output two constant envelope signals.
  • Step 2 The encoding module oversamples and forms the two-way constant envelope signal by DSM encoding, performs PWM processing on the signal after the noise shaping process, and performs parallel-to-serial conversion. Specifically, the following processing is included:
  • the DSM encoding module oversamples and noises the two constant envelope signals by DSM encoding, and compresses the bits of the two constant envelope signals from M bits to N bits, where 1 ⁇ N ⁇ M;
  • the PWM coding module performs a table lookup operation by using two N-bit constant envelope signals as a table lookup address, and performs parallel-to-serial conversion of the data. According to the result of the look-up table, two single-bit signals are outputted (the single-bit signal is an IQ complex number). signal).
  • Step 802 the digital up-conversion module up-converts two single-bit signals outputted by the code modulator in the digital domain, moves two single-bit signals to a carrier frequency, and converts a single-bit IQ complex signal in each single-bit signal. Merged into a single-bit real signal, output to a high-speed serial transmitter module;
  • Step 803 the high-speed serial transmitter module converts two constant envelope signals from a digital signal into an analog signal, and outputs the signal to a band pass filter, and the band pass filter filters out the out-of-band signal modulated by the code modulator, and Restore the two-way constant envelope signal after the heterogeneous decomposition, and input it to the power amplifier module;
  • Step 804 the power amplifier module power-amplifies the two-way constant envelope signals output by the band-pass filter, and inputs the signals to the passive combining module, and the passive combining module outputs the two-way constant envelope of the power amplifier module.
  • the signals are combined and output.
  • the passive combination module includes: an isolation combiner, or a non-isolated combiner.
  • the digital modulator performs digital modulation in the digital domain to generate a modulated digital signal, and generates two constant envelope signals to drive LINCPA through filtering.
  • the LINCPA mainly works in a saturated region, and has high efficiency, flexibility and reconfigurability. High linearity and other characteristics.
  • DSM digital-sigma modulator
  • PWM pulse-width modulator
  • OUTPHASING is decomposed and the peak-to-average ratio signal (the envelope varies greatly) is converted into two constant envelope signals by the Signal Separation Algorithm (SCS). Although both paths generate a noise signal that occupies the decomposition bandwidth, the noise cancels each other after the LINCPA combines.
  • SCS Signal Separation Algorithm
  • DSM can modulate multi-bit input signals into low-bit outputs by oversampling (ie, sampling rates are many times higher than signal bandwidth) and noise shaping techniques (quantization noise is mainly distributed out-of-band with low in-band noise).
  • the signal can maintain the signal to noise ratio (SNR) performance of the signal.
  • SNR signal to noise ratio
  • the PWM compares the signal with a comparison wave of a certain frequency, and generates a low-bit or single-bit output signal according to the comparison result, and is also a signal coding modulation technique.
  • the signal-separation algorithm can change the variable envelope signal into two constant envelope signals, and then perform the latter two coding techniques (DSM/PWM) on the two signals, and the constant-envelope multi-bit signal, Convert to a single-bit signal, then pass the bandpass filter and enter LINCPA.
  • DSM/PWM Digital to Analog Converter
  • the analog up-conversion structure can be omitted by (DSM/PWM), and then the constant envelope signal can be recovered by the filter to further improve the coding efficiency.
  • LINCPA it achieves high power amplifier efficiency.
  • FIG. 5 is a detailed structural diagram of a transmitter according to an embodiment of the present invention, as shown in FIG. include:
  • the OUTPHASING processing module oversamples the baseband signal, and at the lower sampling rate, the signal is subjected to OUTPHASING decomposition, and one signal is converted into two constant envelope signals, both of which contain the original signal information and the opposite phase.
  • the noise signal when passing through the combiner, the opposite phase noise signals cancel each other out, thereby recovering the original signal.
  • the 502 module is an OUTPHASING processing module, and the amplitude information of the input peak-to-average ratio signal is converted into additional phase information of the two sub-signals S1 and S2.
  • the OUTPHASING processing module 601 uses the cordic algorithm to extract the phase and amplitude information of the input signal, converts the amplitude information into phase information through the 602 lookup table, and finally inputs the two phase information to the phase modulator. 603, output two phase modulation signals of Hengbao.
  • the DSM ⁇ PWM processing module mainly performs oversampling and noise shaping processing on the previous two M-bit constant envelope data, and compresses it to N bits (M>N) to ensure that the near-end noise floor is sufficiently low. Then, the table-and-table method is used to realize the coding and modulation of the PWM signal.
  • the input N-bit data is used as the address of the lookup table, and the content outputted after the look-up table is used as the PWM pulse width modulation signal. It should be noted here that the PWM processing module realizes the parallel-to-serial conversion of data in the process of implementing the input data look-up table, and converts the N-bit data into a single-bit output.
  • the 503 module is a DSM/PWM encoding module, and encodes and modulates a multi-bit signal of an input signal to perform noise shaping processing, and the input signal is M-bit data, and the output signal is an N-bit signal (M >N).
  • 701 is a DSM encoding module, and the module performs shaping filtering on the quantization noise, which may be first-order, second-order or even higher-order noise shaping, and the output is an N-bit model.
  • the 702 module is a PWM module, which performs PWM processing on the input signal and implements parallel-to-serial conversion.
  • the input signal is an N-bit signal
  • the output signal is a single bit.
  • the digital up-conversion module implements the “sampling rate/4” up-conversion function in the digital domain, and combines the IQ complex signal into a single-channel real-signal output while moving the signal to the carrier frequency.
  • the sampling rate refers to the PWM processing module output signal. Data rate.
  • the high-speed serial transmitter (Serdes) module takes the signal from digital to analog. Different from the traditional digital-to-analog conversion of DAC devices, the digital logic circuit chip integrated high-speed serial transmitter (Serdes) is used to convert digital signals to analog signals.
  • the two-band bandpass filter filters the out-of-band harmonics generated by the PWM/DSM modulation, while retaining the branch signal decomposed by the OUTPHASING in the band, and restores the analog signal into a constant envelope.
  • the power amplifier module LINCPA mainly refers to two well-consistent high-efficiency power amplifiers (C, D, E, F). This power amplifier module works in a saturated state and is driven by a constant envelope signal with high efficiency.
  • the passive combination module is mainly an isolated and non-isolated combiner realized by a coupling transmission line. Considering the improvement of the combining efficiency, the Cherix combiner with the compensation angle can be used according to the peak-to-average ratio of the input signal.
  • the OUTPHASING and DSM operating operating clock rates are relatively low, and high-order DSMs can be used to further suppress near-end noise.
  • the PWM module is implemented by a very small lookup table, which is very accurate and produces very good signal performance.
  • the multi-channel single-bit signal in the digital domain can be converted from digital to analog domain by multi-channel Serdes, and then bandpass filtered with a passband bandwidth of 60M.
  • the OUTPHASING constant envelope signal is restored to the high-efficiency power amplifier module of the subsequent stage to achieve power amplification.
  • the high efficiency (with compensation angle) Cherix isolation combiner combines to improve the efficiency of the combination, which is consistent with the traditional LINCPA.
  • the digital part also has a feedback branch due to OUTPHASING.
  • the special nature of the decomposition synthesis, as well as the bandpass filter filtering out the out-of-band modulation signal, allows digital pre-distortion to be done before digital modulation (before OUTPHASING decomposition) in a manner consistent with traditional architectures.
  • the out-of-band signal can be filtered out before the power amplifier, the coding efficiency is greatly improved, and at the combined output, due to the particularity of the OUTPHASING algorithm, the out-of-band noise is Offseting makes the digital predistortion of the system easy to implement.
  • modules in the client in the embodiment can be adaptively changed and placed in one or more clients different from the embodiment.
  • the modules in the embodiments can be combined into one module, and further they can be divided into a plurality of sub-modules or sub-units or sub-components.
  • any combination of the features disclosed in the specification, including the accompanying claims, the abstract and the drawings, and any methods so disclosed, or All processes or units of the client are combined.
  • Each feature disclosed in this specification may be replaced by alternative features that provide the same, equivalent or similar purpose.
  • the various component embodiments of the present invention may be implemented in hardware, or in a software module running on one or more processors, or in a combination thereof.
  • a microprocessor or digital signal processor can be used in practice to implement one of some or all of the components loaded with the ordered web address in accordance with an embodiment of the present invention.
  • the invention can also be implemented as a device or device program (e.g., a computer program and a computer program product) for performing some or all of the methods described herein.
  • Such a program implementing the invention may be stored on a computer readable medium or may be in the form of one or more signals. Such signals may be downloaded from an Internet website, provided on a carrier signal, or provided in any other form.
  • the original LINC transmitter is modified, the concept of the digital transmitter is introduced, the transmitter link is simplified under the condition of ensuring high efficiency, and the original analog-to-digital converter is replaced by using digital modulation technology.
  • IQ modulator and a large number of RF links its structural complexity, transmitter cost will be greatly reduced, easy to integrate and commercial; in addition, the higher frequency of the digital domain output signal makes the adjustment accuracy of the branch delay higher, which is beneficial to the branch balance.
  • Sexual modulation is provided.
  • the technical solution of the embodiment of the present invention can greatly improve the coding efficiency because the out-of-band signal can be filtered out before the power amplifier, and at the combined output, due to the speciality of the outphasing algorithm. Sex, out-of-band noise is cancelled, making digital pre-distortion of the system easy to implement.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Amplifiers (AREA)
  • Transmitters (AREA)

Abstract

Disclosed are a transmitter and a signal output method. The transmitter comprises: an encoder modulator, a digital up-conversion module, a high-speed serial transmitter module, a bandpass filter, a power amplifier module, and a passive combiner module. By means of the technical solution of the present invention, the encoding efficiency is greatly improved, the digital predistortion of a system is easily realized, and the structure complexity and costs of the transmitter are greatly reduced, thereby facilitating integration and commercial use; in addition, the adjustment accuracy of branch time delay is relatively high, thereby being beneficial to the modulation of branch balance.

Description

发射机及信号输出方法Transmitter and signal output method 技术领域Technical field
本发明涉及移动通讯领域,特别是涉及一种发射机及信号输出方法。The present invention relates to the field of mobile communications, and in particular to a transmitter and a signal output method.
背景技术Background technique
随着长期演进技术升级版(LTE-Advanced,简称为LTE-A)成功商用,下一代5G标准蓄势待发,各设备厂商以及运营商对移动射频系统的需求也不断升级。当前全球2G、3G以及4G LTE的总频段量达到了40余个,且为获取频带资源,需要支持载波聚合(Carrier Aggregation,简称为CA)以及多天线(MIMO)等技术,需要无线基站具备宽带宽、高效率、灵活可配置等特性,这极大地增加了射频前端的复杂性。基于非线性元件的线性放大技术(Linear Amplification with Nonlinear Components,简称为LINC)的高效发射机是理想的解决方案,能够满足移动通讯系统未来演进的需求。With the successful commercialization of the LTE-Advanced (LTE-A), the next-generation 5G standard is poised for growth, and the demand for mobile RF systems by various equipment manufacturers and operators is also constantly upgrading. Currently, there are more than 40 total frequency bands of 2G, 3G, and 4G LTE in the world, and in order to acquire frequency band resources, technologies such as Carrier Aggregation (CA) and Multi-Antenna (MIMO) are required, and wireless base stations are required to have broadband. Features such as wide, high efficiency, and flexible configurability greatly increase the complexity of the RF front end. An efficient transmitter based on Linear Amplification with Nonlinear Components (LINC) is an ideal solution to meet the future evolution of mobile communication systems.
现代通信系统采用非恒定包络调制方式,传统发射机方案采用功率回退来满足其线性度的要求,导致其发射机效率严重降低。而LINC技术(非线性元件的线性放大技术)自从提出以来,由于其具有极高的效率与线性,被认为是最具潜力的发射机技术之一。其主要涉及的编码调制技术被称为异相(Outphasing)技术,于1935年被提出,其思想是将输入信号S拆分为2路恒包络信号S1和S2,然后使用非线性高效率的功率放大器(PA)对恒包络信号进行放大,最后在合路器进行输出。图1是现有技术中LINC发射机的基本构架的示意图,如图1所示,基带数字处理器将单路高峰均比信号分解为两路恒包络信号,通过dac、IQ调制器后输出给非线性功放,后进过合路器,重新恢复出原信号。其分解原理如图2所示,将调幅调相特性的带限信号S(t)=r(t)·e-jθ(t),0≤r(t)≤rmax,其中rmax为输入信 号幅度的最大值,经过信号分离器(Signal Components Separator,简称为SCS)信号分离后产生如下两路信号:Modern communication systems use non-constant envelope modulation. Traditional transmitter schemes use power back-off to meet their linearity requirements, resulting in severely reduced transmitter efficiency. Since LINC technology (linear amplification technology for nonlinear components) has been proposed, it is considered to be one of the most promising transmitter technologies due to its high efficiency and linearity. The coding modulation technique mainly involved is called Outphasing technology. It was proposed in 1935. The idea is to split the input signal S into two-way constant envelope signals S1 and S2, and then use nonlinear high efficiency. The power amplifier (PA) amplifies the constant envelope signal and finally outputs it at the combiner. 1 is a schematic diagram of a basic architecture of a LINC transmitter in the prior art. As shown in FIG. 1, the baseband digital processor decomposes a single peak-to-average ratio signal into two constant envelope signals, and outputs them through a dac and an IQ modulator. For the nonlinear power amplifier, after entering the combiner, the original signal is restored. The decomposition principle is shown in Fig. 2. The band-limited signal S(t)=r(t)·e -jθ(t) of the amplitude modulation phase modulation characteristic, 0≤r(t)≤r max , where r max is the input The maximum value of the signal amplitude is separated by a signal separator (Signal Components Separator, SCS for short) to generate the following two signals:
Figure PCTCN2016074298-appb-000001
make
Figure PCTCN2016074298-appb-000001
Figure PCTCN2016074298-appb-000002
Figure PCTCN2016074298-appb-000002
Figure PCTCN2016074298-appb-000003
Figure PCTCN2016074298-appb-000003
在对传统LINC技术的研究和实践中,发明人发现现有技术有以下的不足:In the research and practice of traditional LINC technology, the inventors found that the prior art has the following deficiencies:
1、结构复杂,包含多个模拟元件,如需要数模转换器(DAC),与模拟调制器,即使采用IC工艺也难于集成、封装。1, the structure is complex, including multiple analog components, such as the need for digital-to-analog converters (DAC), and analog modulators, even with IC technology is difficult to integrate, package.
2、由于使用dac与大量模拟链路造成成本高昂,特别是由于采用outphasing算法后带宽拓宽,对dac带宽要求也大大提升,需要采用性能更好的dac,必然会带来成本的提升。2. Due to the high cost caused by using dac and a large number of analog links, especially due to the bandwidth widening after using the outphasing algorithm, the bandwidth requirement for dac is also greatly improved, and it is necessary to adopt a better performance dac, which will inevitably bring about cost increase.
3、由于链路复杂,必然会引入大量的非线性性,此外链路平衡性也难以控制,必然导致输出的非线性性大大增加。3. Due to the complexity of the link, a large amount of nonlinearity will inevitably be introduced. In addition, the link balance is difficult to control, which inevitably leads to a large increase in the nonlinearity of the output.
发明内容Summary of the invention
鉴于现有技术中的上述问题,提出了本发明以便提供一种克服上述问题或者至少部分地解决上述问题的发射机及信号输出方法。In view of the above problems in the prior art, the present invention has been made in order to provide a transmitter and signal output method that overcomes the above problems or at least partially solves the above problems.
本发明实施例提供一种发射机,包括:An embodiment of the present invention provides a transmitter, including:
编码调制器,配置为将输入的基带信号转换为两路恒包络信号,并通过数字信号调制器DSM编码和脉宽调制器PWM编码将两路恒包络信号由多比特信号转换为单比特信号;A coded modulator configured to convert an input baseband signal into two constant envelope signals and convert the two constant envelope signals from a multi-bit signal to a single bit by digital signal modulator DSM encoding and pulse width modulator PWM encoding signal;
数字上变频模块,配置为在数字域对编码调制器输出的两路单比特信号进行上变频,将两路单比特信号搬移至载波频率,并将每路单比特信号的单比特IQ复数信号合并为单比特实信号,输出到高速串行发射器模块; The digital up-conversion module is configured to up-convert two single-bit signals outputted by the code modulator in the digital domain, move two single-bit signals to a carrier frequency, and combine the single-bit IQ complex signals of each single-bit signal For a single bit real signal, output to a high speed serial transmitter module;
高速串行发射器模块,配置为将两路恒包络信号从数字信号转换为模拟信号,并输出到带通滤波器;A high speed serial transmitter module configured to convert two constant envelope signals from a digital signal to an analog signal and output to a band pass filter;
带通滤波器,配置为将编码调制器调制进来的带外信号滤除,并恢复出异相分解后的两路恒包络信号,其中,带通滤波器的通带带宽为编码调制器转换两路恒包络信号的分解带宽;A bandpass filter configured to filter out the out-of-band signal modulated by the code modulator and recover the two-way constant envelope signal after the out-of-phase decomposition, wherein the passband bandwidth of the bandpass filter is a code modulator conversion The decomposition bandwidth of the two-way constant envelope signal;
功放模块,配置为对带通滤波器输出的两路恒包络信号进行功率放大;The power amplifier module is configured to perform power amplification on the two constant envelope signals output by the band pass filter;
无源合路模块,配置为将功放模块输出的两路恒包络信号进行合路并输出。The passive combination module is configured to combine and output two constant envelope signals output by the power amplifier module.
所述编码调制器、所述数字上变频模块、所述高速串行发射器模块、所述带通滤波器、所述功放模块、所述无源合路模块在执行处理时,可以采用中央处理器(CPU,Central Processing Unit)、数字信号处理器(DSP,Digital Singnal Processor)或可编程逻辑阵列(FPGA,Field-Programmable Gate Array)实现。The code modulator, the digital up-conversion module, the high-speed serial transmitter module, the band-pass filter, the power amplifier module, and the passive combination module may adopt central processing when performing processing (CPU, Central Processing Unit), digital signal processor (DSP, Digital Singnal Processor) or Programmable Array (FPGA).
本发明实施例还提供了一种信号输出方法,包括:The embodiment of the invention further provides a signal output method, including:
编码调制器将输入的基带信号转换为两路恒包络信号,并通过数字信号调制器DSM编码和脉宽调制器PWM编码将两路恒包络信号由多比特信号转换为单比特信号;The coded modulator converts the input baseband signal into two constant envelope signals, and converts the two constant envelope signals from the multi-bit signal to the single-bit signal through digital signal modulator DSM encoding and pulse width modulator PWM coding;
数字上变频模块在数字域对编码调制器输出的两路单比特信号进行上变频,将两路单比特信号搬移至载波频率,并将每路单比特信号的单比特IQ复数信号合并为单比特实信号,输出到高速串行发射器模块;The digital up-conversion module upconverts two single-bit signals output by the coded modulator in the digital domain, moves the two single-bit signals to the carrier frequency, and combines the single-bit IQ complex signals of each single-bit signal into a single bit. Real signal, output to high speed serial transmitter module;
高速串行发射器模块将两路恒包络信号从数字信号转换为模拟信号,并输出到带通滤波器,带通滤波器将编码调制器调制进来的带外信号滤除,并恢复出异相分解后的两路恒包络信号,输入到功放模块,其中,带通滤波器的通带带宽为编码调制器转换两路恒包络信号的分解带宽;The high-speed serial transmitter module converts two constant envelope signals from digital signals to analog signals and outputs them to a band-pass filter. The band-pass filter filters out the out-of-band signals modulated by the code modulator and recovers the difference. The phase-decomposed two-way constant envelope signal is input to the power amplifier module, wherein the passband bandwidth of the bandpass filter is a decomposition bandwidth of the two modulators of the constant envelope signal converted by the code modulator;
功放模块对带通滤波器输出的两路恒包络信号进行功率放大,并输入 到无源合路模块,无源合路模块将功放模块输出的两路恒包络信号进行合路并输出。The power amplifier module power-amplifies and inputs two constant envelope signals output from the band pass filter To the passive combination module, the passive combination module combines and outputs the two constant envelope signals output by the power amplifier module.
采用本发明实施例,通过对原有LINC发射机进行修改,引入数字发射机的概念,在保证高效率的条件下简化发射机链路,通过使用数字调制技术取代原有的模数转换器、IQ调制器以及大量的射频链路,其结构复杂度、发射机成本将大大降低,便于集成、商用;此外数字域输出信号频率较高使得支路时延的调整精度较高,利于支路平衡性的调制。与直接使用PWM/DSM调制的数字发射机相比,本发明实施例的技术方案由于在功放前可以滤出带外信号,大大提升了编码效率,且在合路输出处,由于outphasing算法的特殊性,带外的噪声被抵消,使得该系统的数字预失真容易实现。By adopting the embodiment of the invention, the original LINC transmitter is modified, the concept of the digital transmitter is introduced, the transmitter link is simplified under the condition of ensuring high efficiency, and the original analog-to-digital converter is replaced by using digital modulation technology. IQ modulator and a large number of RF links, its structural complexity, transmitter cost will be greatly reduced, easy to integrate and commercial; in addition, the higher frequency of the digital domain output signal makes the adjustment accuracy of the branch delay higher, which is beneficial to the branch balance. Sexual modulation. Compared with the digital transmitter directly using PWM/DSM modulation, the technical solution of the embodiment of the present invention can greatly improve the coding efficiency because the out-of-band signal can be filtered out before the power amplifier, and at the combined output, due to the speciality of the outphasing algorithm. Sex, out-of-band noise is cancelled, making digital pre-distortion of the system easy to implement.
上述说明仅是本发明技术方案的概述,为了能够更清楚了解本发明的技术手段,而可依照说明书的内容予以实施,并且为了让本发明的上述和其它目的、特征和优点能够更明显易懂,以下特举本发明的具体实施方式。The above description is only an overview of the technical solutions of the present invention, and the above-described and other objects, features and advantages of the present invention can be more clearly understood. Specific embodiments of the invention are set forth below.
附图说明DRAWINGS
通过阅读下文优选实施方式的详细描述,各种其他的优点和益处对于本领域普通技术人员将变得清楚明了。附图仅用于示出优选实施方式的目的,而并不认为是对本发明的限制。而且在整个附图中,用相同的参考符号表示相同的部件。在附图中:Various other advantages and benefits will become apparent to those skilled in the art from a The drawings are only for the purpose of illustrating the preferred embodiments and are not to be construed as limiting. Throughout the drawings, the same reference numerals are used to refer to the same parts. In the drawing:
图1是现有技术中的LINC发射机的基本构架的示意图;1 is a schematic diagram of a basic architecture of a LINC transmitter in the prior art;
图2是现有技术中的OUTPHASING分解的矢量示意图;2 is a vector diagram of an OUTPHASING decomposition in the prior art;
图3是本发明实施例的发射机的结构示意图;3 is a schematic structural diagram of a transmitter according to an embodiment of the present invention;
图4是本发明实施例的高效发射机的原理示意图;4 is a schematic diagram of the principle of an efficient transmitter according to an embodiment of the present invention;
图5是本发明实施例的发射机的详细结构示意图;FIG. 5 is a schematic structural diagram of a transmitter according to an embodiment of the present invention; FIG.
图6是本发明实施例的OUTPHASING处理模块的结构示意图; 6 is a schematic structural diagram of an OUTPHASING processing module according to an embodiment of the present invention;
图7是本发明实施例的DSM/PWM编码模块的结构示意图;7 is a schematic structural diagram of a DSM/PWM encoding module according to an embodiment of the present invention;
图8是本发明实施例的信号输出方法的流程图。FIG. 8 is a flowchart of a signal output method according to an embodiment of the present invention.
具体实施方式detailed description
下面将参照附图更详细地描述本公开的示例性实施例。虽然附图中显示了本公开的示例性实施例,然而应当理解,可以以各种形式实现本公开而不应被这里阐述的实施例所限制。相反,提供这些实施例是为了能够更透彻地理解本公开,并且能够将本公开的范围完整的传达给本领域的技术人员。Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While the embodiments of the present invention have been shown in the drawings, the embodiments Rather, these embodiments are provided so that this disclosure will be more fully understood and the scope of the disclosure will be fully disclosed.
为了解决现有技术中的上述问题,本发明实施例提供了一种Outphasing与DSM/PWM组合实现的编码调制器以及由其构成的单比特全数字发射机装置:通过在低采样率下Outphasing分解,高采样率上DSM/PWM编码、调制。再通过滤波器恢复恒包络信号,输出给高效率的LINCPA。以下结合附图以及实施例,对本发明进行进一步详细说明。应当理解,此处所描述的具体实施例仅仅用以解释本发明,并不限定本发明。In order to solve the above problems in the prior art, an embodiment of the present invention provides a code modulator implemented by combining Outphasing and DSM/PWM, and a single-bit all-digital transmitter device composed thereof: by Outphasing decomposition at a low sampling rate , high sampling rate on DSM / PWM encoding, modulation. The constant envelope signal is recovered by the filter and output to the high efficiency LINCPA. The invention will be further described in detail below with reference to the drawings and embodiments. It is understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
装置实施例:Device embodiment:
根据本发明的实施例,提供了一种发射机,图3是本发明实施例的发射机的结构示意图,如图3所示,根据本发明实施例的发射机包括:编码调制器(即下属数字编码调制器)30、数字上变频模块31、高速串行发射器模块32、带通滤波器33、功放模块(即下述LINCPA)34、以及无源合路模块35,以下对本发明实施例的各个模块进行详细的说明。According to an embodiment of the present invention, a transmitter is provided, and FIG. 3 is a schematic structural diagram of a transmitter according to an embodiment of the present invention. As shown in FIG. 3, a transmitter according to an embodiment of the present invention includes: a code modulator (ie, a subordinate) Digital coded modulator 30), digital up-conversion module 31, high-speed serial transmitter module 32, bandpass filter 33, power amplifier module (ie, LINCPA described below) 34, and passive combining module 35, in the following embodiments of the present invention Each module is described in detail.
编码调制器30,配置为将输入的基带信号转换为两路恒包络信号,并通过数字信号调制器DSM编码和脉宽调制器PWM编码将两路恒包络信号由多比特信号转换为单比特信号;编码调制器30具体包括:异相处理模块和编码模块,具体地:The code modulator 30 is configured to convert the input baseband signal into two constant envelope signals, and convert the two constant envelope signals from the multi-bit signal to a single by the digital signal modulator DSM encoding and the pulse width modulator PWM encoding. The bit signal; the code modulator 30 specifically includes: a heterogeneous processing module and an encoding module, specifically:
异相处理模块,配置为对输入的一路基带信号进行过采样,并通过信 号分离算法进行异相分解,将一路基带信号转换为两路恒包络信号;异相处理模块具体配置为:使用坐标旋转数字计算方法提取输入的基带信号的相位与幅度信息,通过查表将幅度信息转换为相位信息,最后将两种相位信息输入到相位调制器,输出两路恒包络信号。a heterogeneous processing module configured to oversample an input baseband signal and pass the signal The number separation algorithm performs out-of-phase decomposition to convert one baseband signal into two constant envelope signals; the heterogeneous processing module is specifically configured to extract the phase and amplitude information of the input baseband signal by using a coordinate rotation digital calculation method, and The amplitude information is converted into phase information, and finally two kinds of phase information are input to the phase modulator, and two constant envelope signals are output.
编码模块,配置为通过DSM编码对两路恒包络信号进行过采样和噪声成形处理,对噪声成形处理后的信号进行PWM处理,并进行并串转换。编码模块具体包括:DSM编码模块和PWM编码模块,具体地:The coding module is configured to perform oversampling and noise shaping processing on the two constant envelope signals by DSM coding, perform PWM processing on the signal after the noise shaping processing, and perform parallel-to-serial conversion. The coding module specifically includes: a DSM coding module and a PWM coding module, specifically:
DSM编码模块,配置为通过DSM编码对两路恒包络信号进行过采样和噪声成形处理,将两路恒包络信号的比特由M比特压缩到N比特,其中,1<N<M;The DSM encoding module is configured to perform oversampling and noise shaping processing on the two constant envelope signals by DSM encoding, and compress the bits of the two constant envelope signals from M bits to N bits, where 1<N<M;
PWM编码模块,配置为将N比特的两路恒包络信号作为查表地址进行查表操作,并进行数据的并串转换,根据查表结果,输出两路单比特信号(该单比特信号为IQ复数信号)。The PWM coding module is configured to perform a table lookup operation by using two N-bit constant envelope signals as a table lookup address, and perform parallel-to-serial conversion of the data, and output two single-bit signals according to the result of the look-up table (the single-bit signal is IQ complex signal).
数字上变频模块31,配置为在数字域对编码调制器30输出的两路单比特信号进行上变频,将两路单比特信号搬移至载波频率,并将每路单比特信号的单比特IQ复数信号合并为单比特实信号,输出到高速串行发射器模块32;The digital up-conversion module 31 is configured to up-convert the two single-bit signals output by the code modulator 30 in the digital domain, to move the two single-bit signals to the carrier frequency, and to multiply the single-bit IQ of each single-bit signal. The signals are combined into a single bit real signal and output to the high speed serial transmitter module 32;
高速串行发射器模块32,配置为将两路恒包络信号从数字信号转换为模拟信号,并输出到带通滤波器33;The high speed serial transmitter module 32 is configured to convert two constant envelope signals from a digital signal to an analog signal, and output to the band pass filter 33;
带通滤波器33,配置为将编码调制器调制进来的带外信号滤除,并恢复出异相分解后的两路恒包络信号,其中,所述带通滤波器的通带带宽为所述编码调制器转换两路恒包络信号的分解带宽;The bandpass filter 33 is configured to filter out the out-of-band signal modulated by the code modulator and recover the two-way constant envelope signal after the out-of-phase decomposition, wherein the passband bandwidth of the bandpass filter is The code modulator converts the decomposition bandwidth of two constant envelope signals;
也就是说,带通滤波器为了让功放高效输出就要求滤波后的信号是恒包络,为了提升整体系统效率,就要求尽量滤除带外信号,故该,带通滤波器的通带带宽为异相处理模块进行outphasing的分解带宽。 That is to say, in order to make the power amplifier output efficiently, the band-pass filter requires the filtered signal to be a constant envelope. In order to improve the overall system efficiency, it is required to filter out the out-of-band signal as much as possible. Therefore, the passband bandwidth of the bandpass filter is required. The outphasing decomposition bandwidth for the out-of-phase processing module.
功放模块34,配置为对带通滤波器33输出的两路恒包络信号进行功率放大;The power amplifier module 34 is configured to perform power amplification on the two constant envelope signals output by the band pass filter 33;
无源合路模块35,配置为将功放模块34输出的两路恒包络信号进行合路并输出。无源合路模块35包括:隔离合路器、或者非隔离合路器。The passive combining module 35 is configured to combine and output the two constant envelope signals output by the power amplifier module 34. The passive combination module 35 includes an isolation combiner or a non-isolated combiner.
以下结合附图,对本发明实施例的上述技术方案进行详细说明。The above technical solutions of the embodiments of the present invention are described in detail below with reference to the accompanying drawings.
图4是本发明实施例的高效发射机的原理示意图,如图4所示,主要包含三个部分:数字编码调制器(Digital Encode Modulator)、滤波器以及LINCPA。数字调制器在数字域完成数字调制,产生调制的数字信号,通过滤波生成两路恒包络信号去驱动LINCPA,LINCPA主要工作在饱和区域,具有高效率、灵活可重构、高线性等特征。4 is a schematic diagram of the principle of an efficient transmitter according to an embodiment of the present invention. As shown in FIG. 4, the system mainly includes three parts: a digital code modulator (Digital Encode Modulator), a filter, and a LINCPA. The digital modulator performs digital modulation in the digital domain, generates a modulated digital signal, and generates two constant envelope signals to drive LINCPA through filtering. The LINCPA mainly works in a saturated region, and has characteristics of high efficiency, flexibility, reconfigurability, and high linearity.
数字发射机编码调制器主要有三种:OUTPHASING分解、数字信号调制器(Delta-sigma modulator,简称为DSM)和脉宽调制器(pulse-width modulator,简称为PWM)。There are three main types of digital transmitter coded modulators: OUTPHASING decomposition, digital-sigma modulator (DSM) and pulse-width modulator (PWM).
OUTPHASING分解,通过信号分离算法(SCS)将高峰均比信号(包络变化很大),变成两路恒包络信号。虽然两路都会产生占据分解带宽的噪声信号,但是通过LINCPA合路后,噪声将互相抵消。OUTPHASING is decomposed and the peak-to-average ratio signal (the envelope varies greatly) is converted into two constant envelope signals by the Signal Separation Algorithm (SCS). Although both paths generate a noise signal that occupies the decomposition bandwidth, the noise cancels each other after the LINCPA combines.
DSM通过过采样(即相对于信号带宽,采样率要高出很多倍)和噪声成形技术(量化噪声主要分布在带外,带内噪声低),可以将多比特的输入信号调制为低比特输出信号,同时可以保持信号的信号噪声比(Signal to Noise Ratio,简称为SNR)性能。DSM can modulate multi-bit input signals into low-bit outputs by oversampling (ie, sampling rates are many times higher than signal bandwidth) and noise shaping techniques (quantization noise is mainly distributed out-of-band with low in-band noise). The signal can maintain the signal to noise ratio (SNR) performance of the signal.
PWM将信号与一定频率的比较波进行比较,根据比较结果从而产生低比特或者单比特的输出信号,也是一种信号编码调制技术。The PWM compares the signal with a comparison wave of a certain frequency, and generates a low-bit or single-bit output signal according to the comparison result, and is also a signal coding modulation technique.
通过信号分离算法(SCS)可以将变包络信号变为两路恒包络信号,再对这两路信号进行后面两种编码技术(DSM/PWM),将这个恒包络的多比特信号,转换为单比特信号,之后通过带通滤波后,输入LINCPA。与传统 发射机架构相比,通过(DSM/PWM)可以省掉DAC(Digital to Analog Converter)以及模拟上变频结构,而之后可以通过滤波器恢复出恒包络信号,进一步提升编码效率。结合高效率的LINCPA,获得很高的功放效率。The signal-separation algorithm (SCS) can change the variable envelope signal into two constant envelope signals, and then perform the latter two coding techniques (DSM/PWM) on the two signals, and the constant-envelope multi-bit signal, Convert to a single-bit signal, then pass the bandpass filter and enter LINCPA. And tradition Compared with the transmitter architecture, the DAC (Digital to Analog Converter) and the analog up-conversion structure can be omitted by (DSM/PWM), and then the constant envelope signal can be recovered by the filter to further improve the coding efficiency. Combined with high efficiency LINCPA, it achieves high power amplifier efficiency.
图5是本发明实施例的发射机的详细结构示意图,如图5所示,具体包括:FIG. 5 is a schematic structural diagram of a transmitter according to an embodiment of the present invention. As shown in FIG. 5, the method specifically includes:
OUTPHASING处理模块,对基带信号进行过采样,在较低的采样率下,对信号进行OUTPHASING分解,将一路信号变为两路恒包络信号,这两路信号都包含原始信号的信息,以及相位相反的噪声信号,当通过合路器时,相反相位的噪声信号互相抵消,从而恢复出原信号。The OUTPHASING processing module oversamples the baseband signal, and at the lower sampling rate, performs OUTPHASING decomposition on the signal, and converts one signal into two constant envelope signals, both of which contain information of the original signal, and phase The opposite noise signal, when passing through the combiner, the opposite phase noise signals cancel each other out, thereby recovering the original signal.
如图5所示,502模块为OUTPHASING处理模块,对输入的高峰均比信号的幅度信息,转化成了两路子信号S1和S2的附加相位信息。其中,如图6所示,在OUTPHASING处理模块中,601使用cordic算法提取输入信号的相位与幅度信息,通过602查表将幅度信息转换为相位信息,最后将两种相位信息输入给调相器603,输出两路恒宝络的调相信号。As shown in FIG. 5, the 502 module is an OUTPHASING processing module, and the amplitude information of the input peak-to-average ratio signal is converted into additional phase information of the two sub-signals S1 and S2. Wherein, as shown in FIG. 6, in the OUTPHASING processing module, 601 uses the cordic algorithm to extract the phase and amplitude information of the input signal, converts the amplitude information into phase information through the 602 lookup table, and finally inputs the two phase information to the phase modulator. 603, output two phase modulation signals of Hengbao.
DSM\PWM处理模块,DSM处理模块主要是将之前两路的M比特恒包络数据进行过采样和噪声成形处理,压缩到N比特(M>N),确保近端底噪足够低。之后采用查表方法实现PWM信号的编码调制。使用输入的N比特数据作为查找表的地址,查表后输出的内容作为PWM脉宽调制信号。这里需要说明的是,PWM处理模块在实现输入数据查表的过程中,同时实现了数据的并串转换,将N比特数据转换为单比特输出,在多电平应用场合,也可以输出多比特,但是比特数是小于N的,数据速率也提高为原理的2^N倍。The DSM\PWM processing module, the DSM processing module mainly performs oversampling and noise shaping processing on the previous two M-bit constant envelope data, and compresses it to N bits (M>N) to ensure that the near-end noise floor is sufficiently low. Then, the table-and-table method is used to realize the coding and modulation of the PWM signal. The input N-bit data is used as the address of the lookup table, and the content outputted after the look-up table is used as the PWM pulse width modulation signal. It should be noted that the PWM processing module realizes parallel-to-serial conversion of data in the process of implementing input data look-up, converting N-bit data into single-bit output, and multi-bit output in multi-level applications. However, the number of bits is less than N, and the data rate is also increased by 2^N times of the principle.
具体地,如图5所示,503模块为DSM/PWM编码模块,对输入信号的多bit信号进行编码调制,进行噪声成形处理,其输入信号M比特数据,输出信号为N比特的信号(M>N)。其中,如图7所示,701为DSM编码 模块,该模块对量化噪声进行成形滤波,可以是一阶、二阶甚至高阶噪声成形,输出的为N比特型号。702模块为PWM模块,对输入信号进行PWM处理,并实现并串转换,其输入信号为N比特信号,输出信号为单比特。Specifically, as shown in FIG. 5, the 503 module is a DSM/PWM encoding module, and encodes and modulates a multi-bit signal of an input signal to perform noise shaping processing, and the input signal is M-bit data, and the output signal is an N-bit signal (M >N). Wherein, as shown in FIG. 7, 701 is DSM encoding. Module, which performs shaping filtering on quantization noise, which can be first-order, second-order or even higher-order noise shaping, and the output is an N-bit model. The 702 module is a PWM module, which performs PWM processing on the input signal and implements parallel-to-serial conversion. The input signal is an N-bit signal, and the output signal is a single bit.
数字上变频模块504,在数字域实现“采样率/4”上变频功能,将信号搬移至载波频率的同时,将IQ复数信号合并为单路实信号输出,其中,采样率是指PWM处理模块输出信号的数据速率。The digital up-conversion module 504 implements a "sampling rate/4" up-conversion function in the digital domain, and combines the IQ complex signal into a single-channel real-signal output while moving the signal to the carrier frequency, wherein the sampling rate refers to the PWM processing module. The data rate of the output signal.
高速串行发射器(Serdes)模块505,将信号从数字为模拟。与传统使用DAC器件时隙数模转换有所不同,这里使用的是数字逻辑电路芯片集成的高速串行发射器(Serdes)实现数字信号至模拟信号的转换。The high speed serial transmitter (Serdes) module 505 takes the signal from digital to analog. Different from the traditional digital-to-analog conversion of DAC devices, the digital logic circuit chip integrated high-speed serial transmitter (Serdes) is used to convert digital signals to analog signals.
两路带通滤波器506,将PWM/DSM调制产生的带外谐波滤出,而保留带内的OUTPHASING分解出的支路信号,恢复成恒包络的模拟信号。The two-way bandpass filter 506 filters out the out-of-band harmonics generated by the PWM/DSM modulation, and retains the branch signal decomposed by the OUTPHASING in the band to restore the analog signal of the constant envelope.
功放模块507,LINCPA主要指的两路一致性较好高效率功放(C、D、E、F类),这种功放模块工作在饱和状态,在恒包络信号的驱动下,效率非常高。Power amplifier module 507, LINCPA mainly refers to the two-way consistency of high-efficiency power amplifiers (C, D, E, F), this power amplifier module works in saturation state, driven by constant envelope signal, the efficiency is very high.
无源合路模块508,主要是耦合传输线实现的隔离与非隔离合路器。考虑到提高合路效率,可以根据输入信号的峰均比使用带补偿角的cherix合路器。The passive combining module 508 is mainly an isolated and non-isolated combiner realized by a coupling transmission line. Considering the improvement of the combining efficiency, the Cherix combiner with the compensation angle can be used according to the peak-to-average ratio of the input signal.
下面结合实例,对本发明实施例的上述技术方案进行详细说明。The above technical solutions of the embodiments of the present invention are described in detail below with reference to examples.
以输入峰均比为7db的10M信号为例,在采样率Fs=61.44Msps上分解为两路信号(为保证恒包络特性要求,分带宽为信号带宽的6倍以上),其数据位宽为16bits。之后通过过采样,在采样率为Fs=245.76Msps,进行DSM处理后,位宽压缩为4bits,之后经过查表处理后,输出单比特数据,采样率提高为Fs*2^4=3932.16Msps。Take the 10M signal with an input peak-to-average ratio of 7db as an example, and decompose it into two signals at the sampling rate Fs=61.44Msps (to ensure the constant envelope characteristic requirement, the sub-bandwidth is more than 6 times the signal bandwidth), and its data bit width It is 16bits. After oversampling, the sampling rate is Fs=245.76Msps, and after DSM processing, the bit width is compressed to 4bits. After the table lookup process, single-bit data is output, and the sampling rate is increased to Fs*2^4=3932.16Msps.
如图7所示的结构中,OUTPHASING与DSM运行工作时钟速率较低很容易实现,使用高阶DSM可以进一步压制近端噪声。而PWM模块则由 一个非常小的查找表实现,精度非常高,产生的信号性能也非常好。In the structure shown in Figure 7, the OUTPHASING and DSM operating operating clock rates are relatively low, and high-order DSMs can be used to further suppress near-end noise. The PWM module is composed of A very small lookup table implementation, very high precision, and the resulting signal performance is also very good.
PWM输出的信号经过数字上变频后,采样速率提升为Fs=7864.32Msps,载波频率为Fc=Fs/4=1966.08MHz。After the PWM output signal is digitally upconverted, the sampling rate is increased to Fs=7864.32Msps, and the carrier frequency is Fc=Fs/4=1966.08MHz.
数字域的多路单比特信号可以通过多路Serdes实现数字至模拟域的转换,之后通过带通滤波,通带带宽为60M。重新恢复出OUTPHASING恒包络信号送给后级的高效率功放模块实现功率放大。The multi-channel single-bit signal in the digital domain can be converted from digital to analog domain by multi-channel Serdes, and then bandpass filtered with a passband bandwidth of 60M. The OUTPHASING constant envelope signal is restored to the high-efficiency power amplifier module of the subsequent stage to achieve power amplification.
之后由高效率(有补偿角)cherix隔离合路器合路,提升合路效率,这与传统LINCPA一致,另外,数字部分还有反馈支路,由于OUTPHASING分解合成的特殊性,以及带通滤波器滤除了带外调制信号,使得可以在数字调制之前(OUTPHASING分解之前)完成数字预失真,其方法与传统架构一致。Afterwards, the high efficiency (with compensation angle) Cherix isolation combiner combines to improve the combined efficiency, which is consistent with the traditional LINCPA. In addition, the digital part has a feedback branch, due to the special nature of OUTPHASING decomposition synthesis, and band pass filtering. The filter filters out the out-of-band modulation signal so that digital pre-distortion can be done before digital modulation (before OUTPHASING decomposition) in a manner consistent with traditional architecture.
与传统的使用OUTPHASING分解的LINCPA相比,两者有相似的高效率(在使用含补偿角的cherix合路的情况下),但是本发明实施例的技术方案改进后的架构中不再需要使用模数转换器(dac)、IQ调制器以及大量的射频链路,其结构复杂度、发射机成本将大大降低,便于集成、商用,此外数字域输出信号频率较高使得支路时延的调整精度较高,利于支路平衡性的调制。与直接使用PWM/DSM调制的数字发射机相比,由于在功放前可以滤出带外信号,大大提升了编码效率,且在合路输出处,由于OUTPHASING算法的特殊性,带外的噪声被抵消,使得该系统的数字预失真容易实现。Compared with the conventional LINCPA using OUTPHASING decomposition, the two have similar high efficiency (in the case of using the Cherix combiner with compensation angle), but the technical solution of the embodiment of the present invention is no longer needed in the improved architecture. Analog-to-digital converters (dac), IQ modulators, and a large number of RF links, the complexity of the structure, the cost of the transmitter will be greatly reduced, easy to integrate, commercial, and the higher frequency of the digital domain output signal makes the adjustment of the branch delay High precision, which is conducive to the modulation of the branch balance. Compared with the digital transmitter directly using PWM/DSM modulation, since the out-of-band signal can be filtered out before the power amplifier, the coding efficiency is greatly improved, and at the combined output, due to the particularity of the OUTPHASING algorithm, the out-of-band noise is Offseting makes the digital predistortion of the system easy to implement.
方法实施例:Method embodiment:
根据本发明的实施例,基于上述装置实施例中的发射机,提供了一种信号输出方法,图8是本发明实施例的信号输出方法的流程图,如图8所示,根据本发明实施例的信号输出方法包括如下处理:According to an embodiment of the present invention, a signal output method is provided based on the transmitter in the above device embodiment, and FIG. 8 is a flowchart of a signal output method according to an embodiment of the present invention. As shown in FIG. 8, the present invention is implemented according to the present invention. The signal output method of the example includes the following processing:
步骤801,编码调制器将输入的基带信号转换为两路恒包络信号,并通 过数字信号调制器DSM编码和脉宽调制器PWM编码将两路恒包络信号由多比特信号转换为单比特信号;Step 801, the code modulator converts the input baseband signal into two constant envelope signals, and communicates Over digital signal modulator DSM encoding and pulse width modulator PWM encoding converts two constant envelope signals from a multi-bit signal to a single-bit signal;
具体地,步骤801包括如下处理:Specifically, step 801 includes the following processing:
步骤1,异相处理模块对输入的一路基带信号进行过采样,并通过信号分离算法进行异相分解,将一路基带信号转换为两路恒包络信号;具体地,异相处理模块使用坐标旋转数字计算方法提取输入的基带信号的相位与幅度信息,通过查表将幅度信息转换为相位信息,最后将两种相位信息输入到相位调制器,输出两路恒包络信号。Step 1: The heterogeneous processing module oversamples the input baseband signal, and performs heterogeneous decomposition by the signal separation algorithm to convert one baseband signal into two constant envelope signals; specifically, the heterogeneous processing module uses coordinate rotation The digital calculation method extracts the phase and amplitude information of the input baseband signal, converts the amplitude information into phase information by looking up the table, and finally inputs the two phase information to the phase modulator to output two constant envelope signals.
步骤2,编码模块通过DSM编码对两路恒包络信号进行过采样和噪声成形处理,对噪声成形处理后的信号进行PWM处理,并进行并串转换。具体包括如下处理:Step 2: The encoding module oversamples and forms the two-way constant envelope signal by DSM encoding, performs PWM processing on the signal after the noise shaping process, and performs parallel-to-serial conversion. Specifically, the following processing is included:
DSM编码模块通过DSM编码对两路恒包络信号进行过采样和噪声成形处理,将两路恒包络信号的比特由M比特压缩到N比特,其中,1<N<M;The DSM encoding module oversamples and noises the two constant envelope signals by DSM encoding, and compresses the bits of the two constant envelope signals from M bits to N bits, where 1<N<M;
PWM编码模块将N比特的两路恒包络信号作为查表地址进行查表操作,并进行数据的并串转换,根据查表结果,将输出两路单比特信号(该单比特信号为IQ复数信号)。The PWM coding module performs a table lookup operation by using two N-bit constant envelope signals as a table lookup address, and performs parallel-to-serial conversion of the data. According to the result of the look-up table, two single-bit signals are outputted (the single-bit signal is an IQ complex number). signal).
步骤802,数字上变频模块在数字域对编码调制器输出的两路单比特信号进行上变频,将两路单比特信号搬移至载波频率,并将每路单比特信号中的单比特IQ复数信号合并为单比特实信号,输出到高速串行发射器模块;Step 802, the digital up-conversion module up-converts two single-bit signals outputted by the code modulator in the digital domain, moves two single-bit signals to a carrier frequency, and converts a single-bit IQ complex signal in each single-bit signal. Merged into a single-bit real signal, output to a high-speed serial transmitter module;
步骤803,高速串行发射器模块将两路恒包络信号从数字信号转换为模拟信号,并输出到带通滤波器,带通滤波器将编码调制器调制进来的带外信号滤除,并恢复出异相分解后的两路恒包络信号,输入到功放模块;Step 803, the high-speed serial transmitter module converts two constant envelope signals from a digital signal into an analog signal, and outputs the signal to a band pass filter, and the band pass filter filters out the out-of-band signal modulated by the code modulator, and Restore the two-way constant envelope signal after the heterogeneous decomposition, and input it to the power amplifier module;
步骤804,功放模块对带通滤波器输出的两路恒包络信号进行功率放大,并输入到无源合路模块,无源合路模块将功放模块输出的两路恒包络 信号进行合路并输出。无源合路模块包括:隔离合路器、或者非隔离合路器。Step 804, the power amplifier module power-amplifies the two-way constant envelope signals output by the band-pass filter, and inputs the signals to the passive combining module, and the passive combining module outputs the two-way constant envelope of the power amplifier module. The signals are combined and output. The passive combination module includes: an isolation combiner, or a non-isolated combiner.
以下结合附图,对本发明实施例的上述技术方案进行详细说明。The above technical solutions of the embodiments of the present invention are described in detail below with reference to the accompanying drawings.
如图4所示,数字调制器在数字域完成数字调制,产生调制的数字信号,通过滤波生成两路恒包络信号去驱动LINCPA,LINCPA主要工作在饱和区域,具有高效率、灵活可重构、高线性等特征。As shown in Fig. 4, the digital modulator performs digital modulation in the digital domain to generate a modulated digital signal, and generates two constant envelope signals to drive LINCPA through filtering. The LINCPA mainly works in a saturated region, and has high efficiency, flexibility and reconfigurability. High linearity and other characteristics.
数字发射机编码调制器主要有三种:OUTPHASING分解、数字信号调制器(Delta-sigma modulator,简称为DSM)和脉宽调制器(pulse-width modulator,简称为PWM)。There are three main types of digital transmitter coded modulators: OUTPHASING decomposition, digital-sigma modulator (DSM) and pulse-width modulator (PWM).
OUTPHASING分解,通过信号分离算法(SCS)将高峰均比信号(包络变化很大),变成两路恒包络信号。虽然两路都会产生占据分解带宽的噪声信号,但是通过LINCPA合路后,噪声将互相抵消。OUTPHASING is decomposed and the peak-to-average ratio signal (the envelope varies greatly) is converted into two constant envelope signals by the Signal Separation Algorithm (SCS). Although both paths generate a noise signal that occupies the decomposition bandwidth, the noise cancels each other after the LINCPA combines.
DSM通过过采样(即相对于信号带宽,采样率要高出很多倍)和噪声成形技术(量化噪声主要分布在带外,带内噪声低),可以将多比特的输入信号调制为低比特输出信号,同时可以保持信号的信号噪声比(Signal to Noise Ratio,简称为SNR)性能。DSM can modulate multi-bit input signals into low-bit outputs by oversampling (ie, sampling rates are many times higher than signal bandwidth) and noise shaping techniques (quantization noise is mainly distributed out-of-band with low in-band noise). The signal can maintain the signal to noise ratio (SNR) performance of the signal.
PWM将信号与一定频率的比较波进行比较,根据比较结果从而产生低比特或者单比特的输出信号,也是一种信号编码调制技术。The PWM compares the signal with a comparison wave of a certain frequency, and generates a low-bit or single-bit output signal according to the comparison result, and is also a signal coding modulation technique.
通过信号分离算法(SCS)可以将变包络信号变为两路恒包络信号,再对这两路信号进行后面两种编码技术(DSM/PWM),将这个恒包络的多比特信号,转换为单比特信号,之后通过带通滤波后,输入LINCPA。与传统发射机架构相比,通过(DSM/PWM)可以省掉DAC(Digital to Analog Converter)以及模拟上变频结构,而之后可以通过滤波器恢复出恒包络信号,进一步提升编码效率。结合高效率的LINCPA,获得很高的功放效率。The signal-separation algorithm (SCS) can change the variable envelope signal into two constant envelope signals, and then perform the latter two coding techniques (DSM/PWM) on the two signals, and the constant-envelope multi-bit signal, Convert to a single-bit signal, then pass the bandpass filter and enter LINCPA. Compared with the traditional transmitter architecture, the DAC (Digital to Analog Converter) and the analog up-conversion structure can be omitted by (DSM/PWM), and then the constant envelope signal can be recovered by the filter to further improve the coding efficiency. Combined with high efficiency LINCPA, it achieves high power amplifier efficiency.
图5是本发明实施例的发射机的详细结构示意图,如图5所示,具体 包括:FIG. 5 is a detailed structural diagram of a transmitter according to an embodiment of the present invention, as shown in FIG. include:
OUTPHASING处理模块对基带信号进行过采样,在较低的采样率下,对信号进行OUTPHASING分解,将一路信号变为两路恒包络信号,这两路信号都包含原始信号的信息,以及相位相反的噪声信号,当通过合路器时,相反相位的噪声信号互相抵消,从而恢复出原信号。The OUTPHASING processing module oversamples the baseband signal, and at the lower sampling rate, the signal is subjected to OUTPHASING decomposition, and one signal is converted into two constant envelope signals, both of which contain the original signal information and the opposite phase. The noise signal, when passing through the combiner, the opposite phase noise signals cancel each other out, thereby recovering the original signal.
如图5所示,502模块为OUTPHASING处理模块,对输入的高峰均比信号的幅度信息,转化成了两路子信号S1和S2的附加相位信息。其中,如图6所示,在OUTPHASING处理模块中,601使用cordic算法提取输入信号的相位与幅度信息,通过602查表将幅度信息转换为相位信息,最后将两种相位信息输入给调相器603,输出两路恒宝络的调相信号。As shown in FIG. 5, the 502 module is an OUTPHASING processing module, and the amplitude information of the input peak-to-average ratio signal is converted into additional phase information of the two sub-signals S1 and S2. Wherein, as shown in FIG. 6, in the OUTPHASING processing module, 601 uses the cordic algorithm to extract the phase and amplitude information of the input signal, converts the amplitude information into phase information through the 602 lookup table, and finally inputs the two phase information to the phase modulator. 603, output two phase modulation signals of Hengbao.
DSM\PWM处理模块主要是将之前两路的M比特恒包络数据进行过采样和噪声成形处理,压缩到N比特(M>N),确保近端底噪足够低。之后采用查表方法实现PWM信号的编码调制。使用输入的N比特数据作为查找表的地址,查表后输出的内容作为PWM脉宽调制信号。这里需要说明的是,PWM处理模块在实现输入数据查表的过程中,同时实现了数据的并串转换,将N比特数据转换为单比特输出。The DSM\PWM processing module mainly performs oversampling and noise shaping processing on the previous two M-bit constant envelope data, and compresses it to N bits (M>N) to ensure that the near-end noise floor is sufficiently low. Then, the table-and-table method is used to realize the coding and modulation of the PWM signal. The input N-bit data is used as the address of the lookup table, and the content outputted after the look-up table is used as the PWM pulse width modulation signal. It should be noted here that the PWM processing module realizes the parallel-to-serial conversion of data in the process of implementing the input data look-up table, and converts the N-bit data into a single-bit output.
具体地,如图5所示,503模块为DSM/PWM编码模块,对输入信号的多bit信号进行编码调制,进行噪声成形处理,其输入信号M比特数据,输出信号为N比特的信号(M>N)。其中,如图7所示,701为DSM编码模块,该模块对量化噪声进行成形滤波,可以是一阶、二阶甚至高阶噪声成形,输出的为N比特型号。702模块为PWM模块,对输入信号进行PWM处理,并实现并串转换,其输入信号为N比特信号,输出信号为单比特。Specifically, as shown in FIG. 5, the 503 module is a DSM/PWM encoding module, and encodes and modulates a multi-bit signal of an input signal to perform noise shaping processing, and the input signal is M-bit data, and the output signal is an N-bit signal (M >N). Wherein, as shown in FIG. 7, 701 is a DSM encoding module, and the module performs shaping filtering on the quantization noise, which may be first-order, second-order or even higher-order noise shaping, and the output is an N-bit model. The 702 module is a PWM module, which performs PWM processing on the input signal and implements parallel-to-serial conversion. The input signal is an N-bit signal, and the output signal is a single bit.
数字上变频模块在数字域实现“采样率/4”上变频功能,将信号搬移至载波频率的同时,将IQ复数信号合并为单路实信号输出,其中,采样率是指PWM处理模块输出信号的数据速率。 The digital up-conversion module implements the “sampling rate/4” up-conversion function in the digital domain, and combines the IQ complex signal into a single-channel real-signal output while moving the signal to the carrier frequency. The sampling rate refers to the PWM processing module output signal. Data rate.
高速串行发射器(Serdes)模块将信号从数字为模拟。与传统使用DAC器件时隙数模转换有所不同,这里使用的是数字逻辑电路芯片集成的高速串行发射器(Serdes)实现数字信号至模拟信号的转换。The high-speed serial transmitter (Serdes) module takes the signal from digital to analog. Different from the traditional digital-to-analog conversion of DAC devices, the digital logic circuit chip integrated high-speed serial transmitter (Serdes) is used to convert digital signals to analog signals.
两路带通滤波器将PWM/DSM调制产生的带外谐波滤出,而保留带内的OUTPHASING分解出的支路信号,恢复成恒包络的模拟信号。The two-band bandpass filter filters the out-of-band harmonics generated by the PWM/DSM modulation, while retaining the branch signal decomposed by the OUTPHASING in the band, and restores the analog signal into a constant envelope.
功放模块LINCPA主要指的两路一致性较好高效率功放(C、D、E、F类),这种功放模块工作在饱和状态,在恒包络信号的驱动下,效率非常高。The power amplifier module LINCPA mainly refers to two well-consistent high-efficiency power amplifiers (C, D, E, F). This power amplifier module works in a saturated state and is driven by a constant envelope signal with high efficiency.
无源合路模块主要是耦合传输线实现的隔离与非隔离合路器。考虑到提高合路效率,可以根据输入信号的峰均比使用带补偿角的cherix合路器。The passive combination module is mainly an isolated and non-isolated combiner realized by a coupling transmission line. Considering the improvement of the combining efficiency, the Cherix combiner with the compensation angle can be used according to the peak-to-average ratio of the input signal.
下面结合实例,对本发明实施例的上述技术方案进行详细说明。The above technical solutions of the embodiments of the present invention are described in detail below with reference to examples.
以输入峰均比为7db的10M信号为例,在采样率Fs=61.44Msps上分解为两路信号(为保证恒包络特性要求,分带宽为信号带宽的6倍以上),其数据位宽为16bits。之后通过过采样,在采样率为Fs=245.76Msps,进行DSM处理后,位宽压缩为4bits,之后经过查表处理后,输出单比特数据,采样率提高为Fs*2^4=3932.16Msps。Take the 10M signal with an input peak-to-average ratio of 7db as an example, and decompose it into two signals at the sampling rate Fs=61.44Msps (to ensure the constant envelope characteristic requirement, the sub-bandwidth is more than 6 times the signal bandwidth), and its data bit width It is 16bits. After oversampling, the sampling rate is Fs=245.76Msps, and after DSM processing, the bit width is compressed to 4bits. After the table lookup process, single-bit data is output, and the sampling rate is increased to Fs*2^4=3932.16Msps.
如图7所示的结构中,OUTPHASING与DSM运行工作时钟速率较低很容易实现,使用高阶DSM可以进一步压制近端噪声。而PWM模块则由一个非常小的查找表实现,精度非常高,产生的信号性能也非常好。In the structure shown in Figure 7, the OUTPHASING and DSM operating operating clock rates are relatively low, and high-order DSMs can be used to further suppress near-end noise. The PWM module is implemented by a very small lookup table, which is very accurate and produces very good signal performance.
PWM输出的信号经过数字上变频后,采样速率提升为Fs=7864.32Msps,载波频率为Fc=Fs/4=1966.08MHz。After the PWM output signal is digitally upconverted, the sampling rate is increased to Fs=7864.32Msps, and the carrier frequency is Fc=Fs/4=1966.08MHz.
数字域的多路单比特信号可以通过多路Serdes实现数字至模拟域的转换,之后通过带通滤波,通带带宽为60M。重新恢复出OUTPHASING恒包络信号送给后级的高效率功放模块实现功率放大。The multi-channel single-bit signal in the digital domain can be converted from digital to analog domain by multi-channel Serdes, and then bandpass filtered with a passband bandwidth of 60M. The OUTPHASING constant envelope signal is restored to the high-efficiency power amplifier module of the subsequent stage to achieve power amplification.
之后由高效率(有补偿角)cherix隔离合路器合路,提升合路效率,这与传统LINCPA一致,另外,数字部分还有反馈支路,由于OUTPHASING 分解合成的特殊性,以及带通滤波器滤除了带外调制信号,使得可以在数字调制之前(OUTPHASING分解之前)完成数字预失真,其方法与传统架构一致。Afterwards, the high efficiency (with compensation angle) Cherix isolation combiner combines to improve the efficiency of the combination, which is consistent with the traditional LINCPA. In addition, the digital part also has a feedback branch due to OUTPHASING. The special nature of the decomposition synthesis, as well as the bandpass filter filtering out the out-of-band modulation signal, allows digital pre-distortion to be done before digital modulation (before OUTPHASING decomposition) in a manner consistent with traditional architectures.
与传统的使用OUTPHASING分解的LINCPA相比,两者有相似的高效率(都使用含补偿角的cherix合路),但是本发明实施例的技术方案改进后的架构中不再需要使用模数转换器(dac)、IQ调制器以及大量的射频链路,其结构复杂度、发射机成本将大大降低,便于集成、商用,此外数字域输出信号频率较高使得支路时延的调整精度较高,利于支路平衡性的调制。与直接使用PWM/DSM调制的数字发射机相比,由于在功放前可以滤出带外信号,大大提升了编码效率,且在合路输出处,由于OUTPHASING算法的特殊性,带外的噪声被抵消,使得该系统的数字预失真容易实现。Compared with the conventional LINCPA using OUTPHASING decomposition, the two have similar high efficiency (both use the Cherix combination with compensation angle), but the analogy of the technical solution of the embodiment of the present invention no longer needs to use analog-to-digital conversion. (dac), IQ modulator and a large number of RF links, its structural complexity, transmitter cost will be greatly reduced, easy to integrate, commercial, and the higher frequency of the digital domain output signal makes the adjustment accuracy of the branch delay higher Conducive to the modulation of the branch balance. Compared with the digital transmitter directly using PWM/DSM modulation, since the out-of-band signal can be filtered out before the power amplifier, the coding efficiency is greatly improved, and at the combined output, due to the particularity of the OUTPHASING algorithm, the out-of-band noise is Offseting makes the digital predistortion of the system easy to implement.
显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明权利要求及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。It is apparent that those skilled in the art can make various modifications and variations to the invention without departing from the spirit and scope of the invention. Thus, it is intended that the present invention cover the modifications and modifications of the invention
在此提供的算法和显示不与任何特定计算机、虚拟系统或者其它设备固有相关。各种通用系统也可以与基于在此的示教一起使用。根据上面的描述,构造这类系统所要求的结构是显而易见的。此外,本发明也不针对任何特定编程语言。应当明白,可以利用各种编程语言实现在此描述的本发明的内容,并且上面对特定语言所做的描述是为了披露本发明的最佳实施方式。The algorithms and displays provided herein are not inherently related to any particular computer, virtual system, or other device. Various general purpose systems can also be used with the teaching based on the teachings herein. The structure required to construct such a system is apparent from the above description. Moreover, the invention is not directed to any particular programming language. It is to be understood that the invention may be embodied in a variety of programming language, and the description of the specific language has been described above in order to disclose the preferred embodiments of the invention.
在此处所提供的说明书中,说明了大量具体细节。然而,能够理解,本发明的实施例可以在没有这些具体细节的情况下实践。在一些实例中,并未详细示出公知的方法、结构和技术,以便不模糊对本说明书的理解。In the description provided herein, numerous specific details are set forth. However, it is understood that the embodiments of the invention may be practiced without these specific details. In some instances, well-known methods, structures, and techniques are not shown in detail so as not to obscure the understanding of the description.
类似地,应当理解,为了精简本公开并帮助理解各个发明方面中的一 个或多个,在上面对本发明的示例性实施例的描述中,本发明的各个特征有时被一起分组到单个实施例、图、或者对其的描述中。然而,并不应将该公开的方法解释成反映如下意图:即所要求保护的本发明要求比在每个权利要求中所明确记载的特征更多的特征。更确切地说,如下面的权利要求书所反映的那样,发明方面在于少于前面公开的单个实施例的所有特征。因此,遵循具体实施方式的权利要求书由此明确地并入该具体实施方式,其中每个权利要求本身都作为本发明的单独实施例。Similarly, it should be understood that in order to streamline the present disclosure and to help understand one of the various inventive aspects In the above description of the exemplary embodiments of the invention, various features of the invention are sometimes grouped together in a single embodiment, figure, or description. However, the method disclosed is not to be interpreted as reflecting the intention that the claimed invention requires more features than those recited in the claims. Rather, as the following claims reflect, inventive aspects reside in less than all features of the single embodiments disclosed herein. Therefore, the claims following the specific embodiments are hereby explicitly incorporated into the embodiments, and each of the claims as a separate embodiment of the invention.
本领域那些技术人员可以理解,可以对实施例中的客户端中的模块进行自适应性地改变并且把它们设置在与该实施例不同的一个或多个客户端中。可以把实施例中的模块组合成一个模块,以及此外可以把它们分成多个子模块或子单元或子组件。除了这样的特征和/或过程或者单元中的至少一些是相互排斥之外,可以采用任何组合对本说明书(包括伴随的权利要求、摘要和附图)中公开的所有特征以及如此公开的任何方法或者客户端的所有过程或单元进行组合。除非另外明确陈述,本说明书(包括伴随的权利要求、摘要和附图)中公开的每个特征可以由提供相同、等同或相似目的的替代特征来代替。Those skilled in the art will appreciate that the modules in the client in the embodiment can be adaptively changed and placed in one or more clients different from the embodiment. The modules in the embodiments can be combined into one module, and further they can be divided into a plurality of sub-modules or sub-units or sub-components. In addition to such features and/or at least some of the processes or units being mutually exclusive, any combination of the features disclosed in the specification, including the accompanying claims, the abstract and the drawings, and any methods so disclosed, or All processes or units of the client are combined. Each feature disclosed in this specification (including the accompanying claims, the abstract and the drawings) may be replaced by alternative features that provide the same, equivalent or similar purpose.
此外,本领域的技术人员能够理解,尽管在此所述的一些实施例包括其它实施例中所包括的某些特征而不是其它特征,但是不同实施例的特征的组合意味着处于本发明的范围之内并且形成不同的实施例。例如,在下面的权利要求书中,所要求保护的实施例的任意之一都可以以任意的组合方式来使用。In addition, those skilled in the art will appreciate that, although some embodiments described herein include certain features that are included in other embodiments and not in other features, combinations of features of different embodiments are intended to be within the scope of the present invention. Different embodiments are formed and formed. For example, in the following claims, any one of the claimed embodiments can be used in any combination.
本发明的各个部件实施例可以以硬件实现,或者以在一个或者多个处理器上运行的软件模块实现,或者以它们的组合实现。本领域的技术人员应当理解,可以在实践中使用微处理器或者数字信号处理器(DSP)来实现根据本发明实施例的加载有排序网址的客户端中的一些或者全部部件的一 些或者全部功能。本发明还可以实现为用于执行这里所描述的方法的一部分或者全部的设备或者装置程序(例如,计算机程序和计算机程序产品)。这样的实现本发明的程序可以存储在计算机可读介质上,或者可以具有一个或者多个信号的形式。这样的信号可以从因特网网站上下载得到,或者在载体信号上提供,或者以任何其他形式提供。The various component embodiments of the present invention may be implemented in hardware, or in a software module running on one or more processors, or in a combination thereof. Those skilled in the art will appreciate that a microprocessor or digital signal processor (DSP) can be used in practice to implement one of some or all of the components loaded with the ordered web address in accordance with an embodiment of the present invention. Some or all of the features. The invention can also be implemented as a device or device program (e.g., a computer program and a computer program product) for performing some or all of the methods described herein. Such a program implementing the invention may be stored on a computer readable medium or may be in the form of one or more signals. Such signals may be downloaded from an Internet website, provided on a carrier signal, or provided in any other form.
应该注意的是上述实施例对本发明进行说明而不是对本发明进行限制,并且本领域技术人员在不脱离所附权利要求的范围的情况下可设计出替换实施例。在权利要求中,不应将位于括号之间的任何参考符号构造成对权利要求的限制。单词“包含”不排除存在未列在权利要求中的元件或步骤。位于元件之前的单词“一”或“一个”不排除存在多个这样的元件。本发明可以借助于包括有若干不同元件的硬件以及借助于适当编程的计算机来实现。在列举了若干装置的单元权利要求中,这些装置中的若干个可以是通过同一个硬件项来具体体现。单词第一、第二、以及第三等的使用不表示任何顺序。可将这些单词解释为名称。It is to be noted that the above-described embodiments are illustrative of the invention and are not intended to be limiting, and that the invention may be devised without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as a limitation. The word "comprising" does not exclude the presence of the elements or steps that are not recited in the claims. The word "a" or "an" The invention can be implemented by means of hardware comprising several distinct elements and by means of a suitably programmed computer. In the unit claims enumerating several means, several of these means can be embodied by the same hardware item. The use of the words first, second, and third does not indicate any order. These words can be interpreted as names.
以上所述,仅为本发明的较佳实施例而已,并非用于限定本发明的保护范围。The above is only the preferred embodiment of the present invention and is not intended to limit the scope of the present invention.
工业实用性Industrial applicability
采用本发明实施例,通过对原有LINC发射机进行修改,引入数字发射机的概念,在保证高效率的条件下简化发射机链路,通过使用数字调制技术取代原有的模数转换器、IQ调制器以及大量的射频链路,其结构复杂度、发射机成本将大大降低,便于集成、商用;此外数字域输出信号频率较高使得支路时延的调整精度较高,利于支路平衡性的调制。与直接使用PWM/DSM调制的数字发射机相比,本发明实施例的技术方案由于在功放前可以滤出带外信号,大大提升了编码效率,且在合路输出处,由于outphasing算法的特殊性,带外的噪声被抵消,使得该系统的数字预失真容易实现。 By adopting the embodiment of the invention, the original LINC transmitter is modified, the concept of the digital transmitter is introduced, the transmitter link is simplified under the condition of ensuring high efficiency, and the original analog-to-digital converter is replaced by using digital modulation technology. IQ modulator and a large number of RF links, its structural complexity, transmitter cost will be greatly reduced, easy to integrate and commercial; in addition, the higher frequency of the digital domain output signal makes the adjustment accuracy of the branch delay higher, which is beneficial to the branch balance. Sexual modulation. Compared with the digital transmitter directly using PWM/DSM modulation, the technical solution of the embodiment of the present invention can greatly improve the coding efficiency because the out-of-band signal can be filtered out before the power amplifier, and at the combined output, due to the speciality of the outphasing algorithm. Sex, out-of-band noise is cancelled, making digital pre-distortion of the system easy to implement.

Claims (10)

  1. 一种发射机,包括:A transmitter comprising:
    编码调制器,配置为将输入的基带信号转换为两路恒包络信号,并通过数字信号调制器DSM编码和脉宽调制器PWM编码将所述两路恒包络信号由多比特信号转换为单比特信号;a coded modulator configured to convert the input baseband signal into two constant envelope signals and convert the two constant envelope signals from the multi-bit signal to a digital signal modulator DSM code and a pulse width modulator PWM code to Single bit signal
    数字上变频模块,配置为在数字域对所述编码调制器输出的两路单比特信号进行上变频,将所述两路单比特信号搬移至载波频率,并将每路单比特信号的单比特IQ复数信号合并为单比特实信号,输出到高速串行发射器模块;a digital up-conversion module configured to upconvert two single-bit signals output by the code modulator in a digital domain, to move the two single-bit signals to a carrier frequency, and to single-bit each single-bit signal The IQ complex signals are combined into a single-bit real signal that is output to the high-speed serial transmitter module;
    高速串行发射器模块,配置为将所述两路恒包络信号从数字信号转换为模拟信号,并输出到带通滤波器;a high speed serial transmitter module configured to convert the two constant envelope signals from a digital signal to an analog signal and output the signal to a band pass filter;
    带通滤波器,配置为将编码调制器调制进来的带外信号滤除,并恢复出异相分解后的两路恒包络信号,其中,所述带通滤波器的通带带宽为所述编码调制器转换两路恒包络信号的分解带宽;a band pass filter configured to filter out the out-of-band signal modulated by the code modulator and recover the two-way constant envelope signal after the out-of-phase decomposition, wherein the passband bandwidth of the band pass filter is The coded modulator converts the decomposition bandwidth of the two constant envelope signals;
    功放模块,配置为对所述带通滤波器输出的两路恒包络信号进行功率放大;a power amplifier module configured to perform power amplification on two constant envelope signals output by the band pass filter;
    无源合路模块,配置为将所述功放模块输出的所述两路恒包络信号进行合路并输出。The passive combining module is configured to combine and output the two constant envelope signals output by the power amplifier module.
  2. 如权利要求1所述的发射机,其中,所述编码调制器具体包括:The transmitter of claim 1 wherein said code modulator comprises:
    异相处理模块,配置为对输入的一路基带信号进行过采样,并通过信号分离算法进行异相分解,将所述一路基带信号转换为两路恒包络信号;The out-of-phase processing module is configured to oversample the input baseband signal, and perform heterogeneous decomposition by the signal separation algorithm to convert the one baseband signal into two constant envelope signals;
    编码模块,配置为通过DSM编码对所述两路恒包络信号进行过采样和噪声成形处理,对噪声成形处理后的信号进行PWM处理,并进行并串转换。The encoding module is configured to perform oversampling and noise shaping processing on the two constant envelope signals by DSM encoding, perform PWM processing on the signal after the noise shaping processing, and perform parallel-to-serial conversion.
  3. 如权利要求2所述的发射机,其中,所述异相处理模块具体配置为:使用坐标旋转数字计算方法提取输入的基带信号的相位与幅度信息,通过 查表将幅度信息转换为相位信息,最后将两种相位信息输入到相位调制器,输出两路恒包络信号。The transmitter of claim 2, wherein the out-of-phase processing module is specifically configured to: extract phase and amplitude information of the input baseband signal using a coordinate rotation digital calculation method, The look-up table converts the amplitude information into phase information, and finally inputs the two phase information to the phase modulator to output two constant envelope signals.
  4. 如权利要求2所述的发射机,其中,编码模块具体包括:The transmitter of claim 2, wherein the encoding module comprises:
    DSM编码模块,配置为通过DSM编码对所述两路恒包络信号进行过采样和噪声成形处理,将所述两路恒包络信号的比特由M比特压缩到N比特,其中,1<N<M;a DSM encoding module configured to perform oversampling and noise shaping processing on the two constant envelope signals by DSM encoding, and compress the bits of the two constant envelope signals from M bits to N bits, where 1<N <M;
    PWM编码模块,配置为将N比特的两路恒包络信号作为查表地址进行查表操作,并进行数据的并串转换,根据查表结果,将输出两路单比特信号。The PWM coding module is configured to perform a table lookup operation by using two N-bit constant envelope signals as a table lookup address, and perform parallel-to-serial conversion of the data, and according to the result of the look-up table, two single-bit signals are output.
  5. 如权利要求1所述的发射机,其中,所述无源合路模块包括:隔离合路器、或者非隔离合路器。The transmitter of claim 1 wherein said passive combining module comprises: an isolation combiner, or a non-isolated combiner.
  6. 一种信号输出方法,包括:A signal output method includes:
    编码调制器将输入的基带信号转换为两路恒包络信号,并通过数字信号调制器DSM编码和脉宽调制器PWM编码将所述两路恒包络信号由多比特信号转换为单比特信号;The coded modulator converts the input baseband signal into two constant envelope signals, and converts the two constant envelope signals from a multi-bit signal to a single-bit signal by digital signal modulator DSM coding and pulse width modulator PWM coding. ;
    数字上变频模块在数字域对所述编码调制器输出的两路单比特信号进行上变频,将所述两路单比特信号搬移至载波频率,并将每路单比特信号的单比特IQ复数信号合并为单比特实信号,输出到高速串行发射器模块;The digital up-conversion module upconverts two single-bit signals output by the coded modulator in a digital domain, moves the two single-bit signals to a carrier frequency, and converts a single-bit IQ complex signal of each single-bit signal Merged into a single-bit real signal, output to a high-speed serial transmitter module;
    高速串行发射器模块将所述两路恒包络信号从数字信号转换为模拟信号,并输出到带通滤波器,带通滤波器将编码调制器调制进来的带外信号滤除,并恢复出异相分解后的两路恒包络信号,输入到功放模块,其中,所述带通滤波器的通带带宽为所述编码调制器转换两路恒包络信号的分解带宽;The high-speed serial transmitter module converts the two constant envelope signals from a digital signal to an analog signal, and outputs the signal to a band pass filter, which filters out the out-of-band signal modulated by the code modulator and recovers The two-way constant envelope signal after the out-of-phase decomposition is input to the power amplifier module, wherein the passband bandwidth of the band-pass filter is a decomposition bandwidth of the two modulators of the constant-envelope signal converted by the code modulator;
    功放模块对所述带通滤波器输出的两路恒包络信号进行功率放大,并输入到无源合路模块,无源合路模块将所述功放模块输出的所述两路恒包 络信号进行合路并输出。The power amplifier module power-amplifies two constant envelope signals output by the band pass filter, and inputs the signals to the passive combining module, and the passive combining module outputs the two-way constant package of the power amplifier module The signal is combined and output.
  7. 如权利要求6所述的方法,其中,所述编码调制器将输入的基带信号转换为两路恒包络信号,并通过数字信号调制器DSM编码和脉宽调制器PWM编码将所述两路恒包络信号由高比特信号转换为低比特信号具体包括:The method of claim 6 wherein said code modulator converts the input baseband signal into two constant envelope signals and combines said two paths by digital signal modulator DSM encoding and pulse width modulator PWM encoding The conversion of the constant envelope signal from the high bit signal to the low bit signal specifically includes:
    异相处理模块对输入的一路基带信号进行过采样,并通过信号分离算法进行异相分解,将所述一路基带信号转换为两路恒包络信号;The out-of-phase processing module oversamples the input baseband signal, and performs heterogeneous decomposition by the signal separation algorithm to convert the one baseband signal into two constant envelope signals;
    编码模块通过DSM编码对所述两路恒包络信号进行过采样和噪声成形处理,对噪声成形处理后的信号进行PWM处理,并进行并串转换。The coding module oversamples and forms the two-way constant envelope signal by DSM coding, performs PWM processing on the signal after the noise shaping process, and performs parallel-to-serial conversion.
  8. 如权利要求7所述的方法,其中,异相处理模块对输入的一路基带信号进行过采样,并通过信号分离算法进行异相分解,将所述一路基带信号转换为两路恒包络信号具体包括:The method according to claim 7, wherein the out-of-phase processing module oversamples the input baseband signal, and performs heterogeneous decomposition by a signal separation algorithm to convert the one baseband signal into two constant envelope signals. include:
    异相处理模块使用坐标旋转数字计算方法提取输入的基带信号的相位与幅度信息,通过查表将幅度信息转换为相位信息,最后将两种相位信息输入到相位调制器,输出两路恒包络信号。The out-of-phase processing module uses the coordinate rotation digital calculation method to extract the phase and amplitude information of the input baseband signal, converts the amplitude information into phase information by looking up the table, and finally inputs the two phase information to the phase modulator to output two constant envelopes. signal.
  9. 如权利要求7所述的方法,其中,编码模块通过DSM编码对所述两路恒包络信号进行过采样和噪声成形处理,对噪声成形处理后的信号进行PWM处理,并进行并串转换具体包括:The method according to claim 7, wherein the encoding module oversamples and forms the two-way constant envelope signal by DSM encoding, performs PWM processing on the signal after the noise shaping process, and performs parallel-to-serial conversion. include:
    DSM编码模块通过DSM编码对所述两路恒包络信号进行过采样和噪声成形处理,将所述两路恒包络信号的比特由M比特压缩到N比特,其中,1<N<M;The DSM encoding module performs oversampling and noise shaping processing on the two constant envelope signals by DSM encoding, and compresses the bits of the two constant envelope signals from M bits to N bits, where 1<N<M;
    PWM编码模块将N比特的两路恒包络信号作为查表地址进行查表操作,并进行数据的并串转换,根据查表结果,将输出两路单比特信号。The PWM coding module performs a table lookup operation by using two N-bit constant envelope signals as a table lookup address, and performs parallel-to-serial conversion of the data, and according to the result of the look-up table, two single-bit signals are output.
  10. 如权利要求6所述的方法,其中,所述无源合路模块包括:隔离合路器、或者非隔离合路器。 The method of claim 6 wherein said passive combining module comprises: an isolation combiner, or a non-isolated combiner.
PCT/CN2016/074298 2015-09-06 2016-02-22 Transmitter and signal output method WO2016165486A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510559348.9 2015-09-06
CN201510559348.9A CN106506014B (en) 2015-09-06 2015-09-06 Transmitter and signal output method

Publications (1)

Publication Number Publication Date
WO2016165486A1 true WO2016165486A1 (en) 2016-10-20

Family

ID=57126339

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/074298 WO2016165486A1 (en) 2015-09-06 2016-02-22 Transmitter and signal output method

Country Status (2)

Country Link
CN (1) CN106506014B (en)
WO (1) WO2016165486A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9985667B1 (en) * 2017-04-24 2018-05-29 Mitsubishi Electric Research Laboratories, Inc. Inter-band CA digital transmitter with multi-stage out-of-band noise canceller
WO2019119436A1 (en) * 2017-12-22 2019-06-27 华为技术有限公司 Signal processing circuit, radio frequency signal transmitter, and communication device
CN110429985B (en) * 2018-05-15 2022-12-09 东南大学 Fully-integrated low-cost high-speed high-precision out-of-phase modulator
CN110719115B (en) * 2019-09-29 2021-09-10 中国工程物理研究院电子工程研究所 Digital radio frequency transmitter based on FPGA

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101651459A (en) * 2009-09-15 2010-02-17 电子科技大学 High-efficiency linear LINC transmitter
CN102165689A (en) * 2008-03-31 2011-08-24 新加坡科技研究局 High efficiency linear amplifier
US20140269892A1 (en) * 2013-03-15 2014-09-18 Futurewei Technologies, Inc. Apparatus and Method for a Digital Transmitter Architecture with Outphasing Power Amplifier

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6054894A (en) * 1998-06-19 2000-04-25 Datum Telegraphic Inc. Digital control of a linc linear power amplifier
US7826553B2 (en) * 2006-07-21 2010-11-02 Mediatek Inc. Multilevel LINC transmitter
US7889811B2 (en) * 2007-09-06 2011-02-15 Samsung Electro-Mechanics Digital linear amplification with nonlinear components (LINC) transmitter
CN101729079B (en) * 2008-10-13 2012-11-07 电子科技大学 LINC transmitter
US8831085B2 (en) * 2011-12-15 2014-09-09 Texas Instruments Incorporated Digital time-interleaved RF-PWM transmitter

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102165689A (en) * 2008-03-31 2011-08-24 新加坡科技研究局 High efficiency linear amplifier
CN101651459A (en) * 2009-09-15 2010-02-17 电子科技大学 High-efficiency linear LINC transmitter
US20140269892A1 (en) * 2013-03-15 2014-09-18 Futurewei Technologies, Inc. Apparatus and Method for a Digital Transmitter Architecture with Outphasing Power Amplifier

Also Published As

Publication number Publication date
CN106506014B (en) 2019-09-06
CN106506014A (en) 2017-03-15

Similar Documents

Publication Publication Date Title
CN105814801B (en) Transmitter, the power encoder for digital RF transmitters and the method for sending data
CN105684301B (en) Power encoder and method for being modulated to data
EP3219063B1 (en) System and method for generating a multi-band signal
WO2016165486A1 (en) Transmitter and signal output method
US7551904B2 (en) Apparatus and method for high efficiency power amplification for a mobile communication system
EP3158648B1 (en) Signal amplification and transmission based on complex delta sigma modulator
US9985667B1 (en) Inter-band CA digital transmitter with multi-stage out-of-band noise canceller
WO2016017657A1 (en) Power encoder and method for power encoding
US9071303B2 (en) Level de-multiplexed delta sigma modulator based transmitter
CN105530070B (en) A kind of method that realizing coded modulation and transmitter
Kumar et al. Multi-band all-digital transmission for 5G NG-RAN communication
CN211127730U (en) Broadband out-phase power amplifier transmitting system based on FPGA
Singh et al. Performance analysis of multilevel delta sigma modulators for 3G/4G communication
Zhu et al. A 5-level efficient IFPWM power coding approach encoding LTE for class-S digital-RF transmitter with distortion correction
Kumar et al. Efficiency enhancement in delta-sigma modulator based transmitter using level transformation
Erfanimajd et al. Coding efficiency and bandwidth enhancement in polar delta sigma modulator transmitter
US11329687B2 (en) Transceiver circuit with digital pre-distortion (DPD) options
CN108011638B (en) Digital radio frequency pulse modulation method and modulator
US10505582B2 (en) Signal compression for serialized signal bandwidth reduction

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16779461

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16779461

Country of ref document: EP

Kind code of ref document: A1