WO2015172397A1 - 一种阵列基板及显示面板 - Google Patents

一种阵列基板及显示面板 Download PDF

Info

Publication number
WO2015172397A1
WO2015172397A1 PCT/CN2014/077777 CN2014077777W WO2015172397A1 WO 2015172397 A1 WO2015172397 A1 WO 2015172397A1 CN 2014077777 W CN2014077777 W CN 2014077777W WO 2015172397 A1 WO2015172397 A1 WO 2015172397A1
Authority
WO
WIPO (PCT)
Prior art keywords
driving transistor
pixel unit
pulse signal
array substrate
driving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2014/077777
Other languages
English (en)
French (fr)
Inventor
徐向阳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to US14/382,096 priority Critical patent/US9368562B2/en
Publication of WO2015172397A1 publication Critical patent/WO2015172397A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1216—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/131—Interconnections, e.g. wiring lines or terminals
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30—Devices specially adapted for multicolour light emission
    • H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving

Definitions

  • the present invention relates to the field of display technologies, and in particular, to an array substrate and a display panel.
  • AMOLED Active Matrix Organic Light Emitting Diode
  • OLEDs drive light by driving a current generated by a transistor in a saturated state.
  • OLED faces many problems, the most important of which is the aging of OLEDs. Because in the prior art, most of them are driven by OLEDs by direct current.
  • the transport direction of holes (not shown) and electrons (not shown) is fixed. They enter a light-emitting layer (not shown) from the positive and negative electrodes, respectively, and form excitons in the light-emitting layer, followed by radiation.
  • some of the holes or electrons that are not involved in light emission may accumulate in the OLED of the hole transport layer and the interface of the light emitting layer (not shown) (or an electron transport layer and the light emitting layer).
  • a sub-pixel unit 10 includes a data line 19, a gate line 18, a driving source 16, a grounding point 15, and a sub-pixel unit 23.
  • Each of the sub-pixel units 10 further includes a light emitting diode 17 and the driving circuit 24.
  • the driving circuit further includes each driving circuit 240 including a first driving transistor 11, a second driving transistor 12 and a storage capacitor 25.
  • An object of the present invention is to provide an array substrate which can improve energy utilization efficiency and prolong the life of a pixel unit.
  • the present invention provides an array substrate, the array substrate includes a plurality of first pixel units and a plurality of second pixel units, wherein the first pixel unit and the second pixel unit are staggered;
  • the second input end of the driving circuit of each sub-pixel unit of the first pixel unit receives the second input end Pulse signal.
  • the first input end of the driving circuit of the second pixel unit receives the second pulse signal
  • the second input end of the driving circuit of each sub-pixel unit of the second pixel unit receives the first pulse a signal
  • the first pulse signal and the second pulse signal are mutually inverted to control the first pixel unit and the second pixel unit to be alternately driven, the first pulse signal and the second pulse
  • the period of the signal is the frame period.
  • each of the driving circuits includes a first driving transistor, a second driving transistor, a third driving transistor, a fourth driving transistor and a storage capacitor;
  • Each of the sub-pixel units further includes a light emitting diode, the light emitting diode has a first end and a second end, and the first end of the light emitting diode is coupled to a driving source;
  • a gate of the first driving transistor is coupled to a gate line thereof, and a first end of the first driving transistor is coupled to a second end of the third driving transistor;
  • the first end of the second driving transistor is coupled to the second end of the light emitting diode, and the second end of the second driving transistor is coupled to the grounding point;
  • the first end of the third driving transistor is coupled to the data line
  • the first end and the second end of the fourth driving transistor are respectively coupled to the two ends of the storage capacitor, and the second end of the fourth driving transistor is coupled to the grounding point;
  • a gate of the second driving transistor is coupled to a second end of the first driving transistor and a first end of the fourth driving transistor;
  • a first input end of the driving circuit of each sub-pixel unit of the pixel unit is a gate of the third driving transistor; a second input end of a driving circuit of each sub-pixel unit of the pixel unit is the fourth The gate of the drive transistor.
  • the light emitting diode is an organic light emitting diode.
  • the first end of the first driving transistor is a source, and the second end of the first driving transistor is a drain.
  • the first end of the second driving transistor is a source, and the second end of the second driving transistor is a drain.
  • the first end of the third driving transistor is a source, and the second end of the third driving transistor is a drain.
  • the first end of the fourth driving transistor is a source, and the second end of the fourth driving transistor is a drain.
  • the embodiment of the invention further provides a display panel comprising the above array substrate.
  • the present invention provides an array substrate, the array substrate including a plurality of first pixel units and a plurality of second pixel units, wherein the first pixel unit and the second pixel unit are staggered;
  • the second input end of the driving circuit of each sub-pixel unit of the first pixel unit receives the second input end Pulse signal.
  • the first input end of the driving circuit of the second pixel unit receives the second pulse signal
  • the second input end of the driving circuit of each sub-pixel unit of the second pixel unit receives the first pulse a signal
  • the first pulse signal and the second pulse signal are mutually inverted to control the first pixel unit and the second pixel unit to be alternately driven.
  • each of the driving circuits includes a first driving transistor, a second driving transistor, a third driving transistor, a fourth driving transistor and a storage capacitor;
  • Each of the sub-pixel units further includes a light emitting diode, the light emitting diode has a first end and a second end, and the first end of the light emitting diode is coupled to a driving source;
  • a gate of the first driving transistor is coupled to a gate line thereof, and a first end of the first driving transistor is coupled to a second end of the third driving transistor;
  • the first end of the second driving transistor is coupled to the second end of the light emitting diode, and the second end of the second driving transistor is coupled to the grounding point;
  • the first end of the third driving transistor is coupled to the data line
  • the first end and the second end of the fourth driving transistor are respectively coupled to the two ends of the storage capacitor, and the second end of the fourth driving transistor is coupled to the grounding point;
  • a gate of the second driving transistor is coupled to a second end of the first driving transistor and a first end of the fourth driving transistor;
  • a first input end of the driving circuit of each sub-pixel unit of the pixel unit is a gate of the third driving transistor; a second input end of a driving circuit of each sub-pixel unit of the pixel unit is the fourth The gate of the drive transistor.
  • the periods of the first pulse signal and the second pulse signal are respectively a frame period.
  • the light emitting diode is an organic light emitting diode.
  • the first end of the first driving transistor is a source, and the second end of the first driving transistor is a drain.
  • the first end of the second driving transistor is a source, and the second end of the second driving transistor is a drain.
  • the first end of the third driving transistor is a source, and the second end of the third driving transistor is a drain.
  • the first end of the fourth driving transistor is a source, and the second end of the fourth driving transistor is a drain.
  • the embodiment of the invention further provides a display panel comprising the above array substrate.
  • the first pixel unit and the second pixel unit are alternately driven by the first pulse signal and the second pulse signal which are mutually inverted, It can improve energy utilization efficiency and extend the life of the pixel unit.
  • FIG. 1 is a schematic view showing a detailed structure of a sub-pixel unit of an array substrate in the prior art.
  • FIG. 2 is a diagram showing an array of light emitting diodes of the present invention.
  • FIG. 3 is a schematic view showing the detailed structure of a sub-pixel unit of FIG. 2.
  • FIG. 4 is a timing chart showing the first pulse signal and the second pulse signal of the present invention.
  • FIG. 5 is a schematic view showing the driving effect of the light emitting diode array of the present invention.
  • An active matrix organic light emitting diode array 200 includes a plurality of pixel units 230a, 230b, a plurality of data lines 180, 180a, 180b, 180c, 180d, 180e (represented by 180), and a plurality of gate lines 190, 190a, 190b , 190c, 190d (followed by 190), drive source 160 and ground point 150.
  • the plurality of pixel units 230a, 230b include a plurality of first pixel units 230a and a plurality of second pixel units 230b, and the first pixel units 230a and the second pixel units 230b are staggered.
  • Each of the pixel units 230a, 230b includes at least one sub-pixel unit 100.
  • Each sub-pixel unit 100 includes a light emitting diode 170 and a driving circuit 240.
  • Each of the driving circuits 240 includes a first driving transistor 110, a second driving transistor 120, a third driving transistor 130, a fourth driving transistor 140, and a storage capacitor 250.
  • Each of the drive transistors has a gate, a first end and a second end. The first end of each of the driving transistors is a source, and the second end of each of the driving transistors is a drain.
  • the first end of the LED 170 is coupled to the driving source 160.
  • the first end of the third driving transistor 130 is coupled to the data line 180.
  • the gate of the first driving transistor 110 is coupled to the gate line 190.
  • the first end of the first driving transistor 110 is coupled to the second end of the third driving transistor 130.
  • the first end and the second end of the fourth driving transistor 140 are respectively coupled to both ends of the storage capacitor 250.
  • the second end of the fourth driving transistor 140 is coupled to a grounding point 150.
  • the gate of the second driving transistor 120 is coupled to the second end of the first driving transistor 110 and the first end of the fourth driving transistor 140.
  • the first end of the second driving transistor 120 is coupled to the second end of the LED 170.
  • the second end of the second driving transistor 120 is coupled to the grounding point 150.
  • the first input end of the driving circuit 240 of each sub-pixel unit 100 of the first pixel unit 230a receives the first pulse signal 210
  • the first input end of the driving circuit of each sub-pixel unit 100 of the second pixel unit 230b is respectively connected to the first Two pulse signals 220.
  • the second input terminal of the driving circuit of each sub-pixel unit 100 of the first pixel unit 230a receives the second pulse signal 220
  • the second input terminal of the driving circuit of each sub-pixel unit 100 of the second pixel unit 230b receives The first pulse signal 210 is described.
  • the first input end of the driving circuit 240 of each sub-pixel unit 100 of the pixel unit 230a, 230b is the gate of the third driving transistor 130; the driving of each sub-pixel unit 100 of the pixel unit 230a, 230b
  • the second input of circuit 240 is the gate of the fourth drive transistor 140.
  • a timing diagram of the first pulse signal 210 and the second pulse signal 220 of the present invention is illustrated.
  • the first pulse signal 210 and the second pulse signal 220 are inverted from each other.
  • the periods of the first pulse signal 210 and the second pulse signal 220 are respectively frame periods. That is, when the first pulse signal 210 is at a high level, the second pulse signal 220 is at a low level. Therefore, the first pixel unit 230a and the second pixel unit 230b can be alternately illuminated. For example, in the nth frame time, only the light emitting diode 170 of the first pixel unit 230a emits light, and the light emitting diode 170 of the second pixel unit 230b is in an off state.
  • the first pixel unit 230a and the second pixel unit 230b are alternately driven, so that the first pixel unit 230a and the second pixel unit 230b alternately emit light and turn off.
  • the first pixel unit 230a and the light emitting diode 170 of the second pixel unit 230b are in an off state, it is possible to prevent a part of a hole (not shown) or an electron (not shown) that does not participate in light emission from accumulating in a hole.
  • FIG. 5 a schematic diagram of driving effects of the LED array of the present invention is shown.
  • the first pixel unit 230a is illuminated; the second pixel unit 230b is off. That is, each of the pixel units 230a, 230b and its adjacent (up, down, left, and right) pixel units do not simultaneously emit or turn off.
  • the difference between the first pixel unit 230a and the second pixel unit 230b and the nth frame is that the state of each pixel unit changes (lights or goes off).
  • the rise of the threshold voltage of the light-emitting diodes is avoided, so that the light-emitting brightness is not lowered and the power use efficiency is improved. Furthermore, since the threshold voltage of the light-emitting diode 170 rises, the light-emitting diode accelerates aging, and the present invention prolongs the life of the light-emitting diode 170 and improves the quality of the picture because the threshold voltage is lowered.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Geometry (AREA)
  • Electroluminescent Light Sources (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

一种阵列基板及显示面板，所述阵列基板包括多个第一像素单元（230a）与多个第二像素单元（230b），所述第一像素单元（230a）与所述第二像素单元（230b）交错排列；所述第一像素单元（230a）的每个子像素单元（100）的驱动电路（240）的第一输入端接收第一脉冲信号，所述第一像素单元（230a）的每个子像素单元（100）的驱动电路（240）的第二输入端接收第二脉冲信号，而所述第二像素单元（230b）的每个子像素单元（100）的驱动电路（240）的第一输入端接收所述第二脉冲信号，所述第二像素单元（230b）的每个子像素单元（100）的驱动电路（240）的第二输入端接收所述第一脉冲信号，所述第一脉冲信号与所述第二脉冲信号互为反相，以控制所述第一像素单元（230a）与所述第二像素单元（230b）交替驱动。上述阵列基板与显示面板可提高能量利用效率，延长像素单元的寿命。

Description

一种阵列基板及显示面板 技术领域
本发明涉及显示技术领域,具体地,涉及一种阵列基板及显示面板。
 背景技术
相比传统的液晶面板，AMOLED(Active Matrix Organic Light Emitting Diode)显示面板具有反应速度快、高对比度度与广视角等优点。因此 AMOLED是显示器研发业者逐渐关注的技术。
发光二极管（LED,OLED,等）中，尤其OLED是通过驱动晶体管在饱合状态时产生的电流来驱动发光的。目前，OLED面临许多问题，其中，最主要的是OLED的老化问题。因为现有技术中，大部分都是通过直流进行OLED的驱动。空穴（未图示）与电子（未图示）的传输方向是固定不变的，他们分别从正负极进入一发光层（未图示），在发光层中形成激子，接着辐射发光。其中，部分未参与发光的空穴或电子可能会累积在一空穴传输层与所述发光层（未图示）(或一电子传输层与所述发光层)的界面者流入OLED中。
参考图1，现有技术中阵列基板的一子像素单元的细部结构示意图。一子像素单元10包括数据线19、栅极线18、驱动源16、接地点15与子像素单元23。所述每一子像素单元10还包括发光二极管17与所述驱动电路24。所述驱动电路还包括每一驱动电路240包括第一驱动晶体管11,第二驱动晶体管12与存储电容25。也就是说，随着OLED使用时间增加，发光层与所述空穴传输层(或所述电子传输层)的界面累积许多空穴或电子，进而在OLED内部形成一内建电场，使OLED的一阀值电压逐渐升高、发光亮度逐渐降低与电力使用效率逐渐降低。
 技术问题
本发明的一目的在于提供一种阵列基板，可提高能量利用效率,延长像素单元的寿命。
 技术解决方案
本发明提供一种阵列基板，所述阵列基板包括多个第一像素单元与多个第二像素单元，所述第一像素单元与第二像素单元交错排列;其中
所述第一像素单元的每个子像素单元的驱动电路的第一输入端接收第一脉冲信号时，所述第一像素单元的每个子像素单元的的驱动电路的第二输入端会接收第二脉冲信号。所述第二像素单元的驱动电路的第一输入端接收所述第二脉冲信号时，所述第二像素单元的每个子像素单元的的驱动电路的第二输入端会接收所述第一脉冲信号,所述第一脉冲信号与所述第二脉冲信号互为反相,以控制所述第一像素单元与所述第二像素单元交替驱动,所述第一脉冲信号和所述第二脉冲信号的周期分别为帧周期。
优选地，每一所述驱动电路包括第一驱动晶体管、第二驱动晶体管、第三驱动晶体管、第四驱动晶体管与存储电容;
每一所述子像素单元还包括发光二极管，所述发光二极管具有第一端与第二端，所述发光二极管的第一端耦接至驱动源;
所述第一驱动晶体管的栅极耦接至其中栅极线，所述第一驱动晶体管的第一端耦接至所述第三驱动晶体管的第二端;
所述第二驱动晶体管的第一端耦接至所述发光二极管的第二端,所述第二驱动晶体管的第二端耦接至所述接地点;
所述第三驱动晶体管的第一端耦接至数据线;
所述第四驱动晶体管的第一端与第二端分别耦接至所述存储电容的两端，所述第四驱动晶体管的第二端耦接至所述接地点;
所述第二驱动晶体管的栅极耦接至所述第一驱动晶体管的第二端与所述第四驱动晶体管的第一端;
所述像素单元的每个子像素单元的驱动电路的第一输入端为所述第三驱动晶体管的栅极；所述像素单元的每个子像素单元的驱动电路的第二输入端为所述第四驱动晶体管的栅极。
优选地，所述发光二极管为有机发光二极管。
优选地，所述第一驱动晶体管的第一端为源极，所述第一驱动晶体管的第二端为漏极。
优选地，所述第二驱动晶体管的第一端为源极，所述第二驱动晶体管的第二端为漏极。
优选地，所述第三驱动晶体管的第一端为源极，所述第三驱动晶体管的第二端为漏极。
优选地，所述第四驱动晶体管的第一端为源极，所述第四驱动晶体管的第二端为漏极。
本发明实施例还提供一种显示面板，包含上述阵列基版。
为实现上述目的，本发明提供一种阵列基板，所述阵列基板包括多个第一像素单元与多个第二像素单元，所述第一像素单元与第二像素单元交错排列;其中
所述第一像素单元的每个子像素单元的驱动电路的第一输入端接收第一脉冲信号时，所述第一像素单元的每个子像素单元的的驱动电路的第二输入端会接收第二脉冲信号。所述第二像素单元的驱动电路的第一输入端接收所述第二脉冲信号时，所述第二像素单元的每个子像素单元的的驱动电路的第二输入端会接收所述第一脉冲信号,所述第一脉冲信号与所述第二脉冲信号互为反相,以控制所述第一像素单元与所述第二像素单元交替驱动。
优选地，每一所述驱动电路包括第一驱动晶体管、第二驱动晶体管、第三驱动晶体管、第四驱动晶体管与存储电容;
每一所述子像素单元还包括发光二极管，所述发光二极管具有第一端与第二端，所述发光二极管的第一端耦接至驱动源;
所述第一驱动晶体管的栅极耦接至其中栅极线，所述第一驱动晶体管的第一端耦接至所述第三驱动晶体管的第二端;
所述第二驱动晶体管的第一端耦接至所述发光二极管的第二端,所述第二驱动晶体管的第二端耦接至所述接地点;
所述第三驱动晶体管的第一端耦接至数据线;
所述第四驱动晶体管的第一端与第二端分别耦接至所述存储电容的两端，所述第四驱动晶体管的第二端耦接至所述接地点;
所述第二驱动晶体管的栅极耦接至所述第一驱动晶体管的第二端与所述第四驱动晶体管的第一端;
所述像素单元的每个子像素单元的驱动电路的第一输入端为所述第三驱动晶体管的栅极；所述像素单元的每个子像素单元的驱动电路的第二输入端为所述第四驱动晶体管的栅极。
优选地，所述第一脉冲信号和所述第二脉冲信号的周期分别为帧周期。
优选地，所述发光二极管为有机发光二极管。
优选地，所述第一驱动晶体管的第一端为源极，所述第一驱动晶体管的第二端为漏极。
优选地，所述第二驱动晶体管的第一端为源极，所述第二驱动晶体管的第二端为漏极。
优选地，所述第三驱动晶体管的第一端为源极，所述第三驱动晶体管的第二端为漏极。
优选地，所述第四驱动晶体管的第一端为源极，所述第四驱动晶体管的第二端为漏极。
本发明实施例还提供一种显示面板，包含上述阵列基版。
 有益效果
本发明实施例通过互为反相的第一脉冲信号和第二脉冲信号控制第一像素单元与第二像素单元交替驱动, 可提高能量利用效率,延长像素单元的寿命。
 附图说明
图1，现有技术中阵列基板的一子像素单元的细部结构示意图。
图2，绘示一种本发明的发光二极管阵列。
图3，绘示图2中一子像素单元的细部结构示意图。
图4，绘示本发明第一脉冲信号与第二脉冲信号的时序图。
图5，绘示本发明发光二极管阵列的驱动效果示意图。
 本发明的最佳实施方式
以下各实施例的说明是参考附加的图式，用以例示本发明可用以实施的特定实施例。本发明所提到的方向用语，例如「上」、「下」、「前」、「后」、「左」、「右」、「内」、「外」、「侧面」等，仅是参考附加图式的方向。因此，使用的方向用语是用以说明及理解本发明，而非用以限制本发明。
参考图2，绘示一种本发明的发光二极管阵列200。参考图3，绘示图2中子像素单元100r,100g,100b（后续以100为代表）的细部结构示意图。一有源矩阵有机发光二极管阵列200，包括多个像素单元230a,230b,多个数据线180,180a,180b,180c,180d,180e（后续以180为代表）,多个栅极线190,190a,190b,190c,190d（后续以190为代表）,驱动源160以及接地点150。
所述多个像素单元230a,230b包括多个第一像素单元230a与多个第二像素单元230b，所述第一像素单元230a与第二像素单元230b交错排列。每一像素单元230a,230b包括至少一子像素单元100。每一子像素单元100包括发光二极管170与驱动电路240。每一驱动电路240包括第一驱动晶体管110,第二驱动晶体管120,第三驱动晶体管130,第四驱动晶体管140,与存储电容250。每个驱动晶体管有栅极，第一端与第二端。所述每个驱动晶体管的第一端为源极，所述每个驱动晶体管的第二端为漏极。
所述发光二极管170的第一端耦接至所述驱动源160。
所述第三驱动晶体管130的第一端耦接至数据线180。
所述第一驱动晶体管110的栅极偶接至栅极线190。所述第一驱动晶体管110的第一端耦接至所述第三驱动晶体管130的第二端。
所述第四驱动晶体管140的第一端与第二端分别耦接至所述存储电容250的两端。所述第四驱动晶体管140的第二端耦接至一接地点150。
所述第二驱动晶体管120的栅极耦接至所述第一驱动晶体管110的第二端与所述第四驱动晶体管140的第一端。所述第二驱动晶体管120的第一端耦接至所述发光二极管170的第二端。所述第二驱动晶体管120的第二端耦接至所述接地点150。
第一像素单元230a的每个子像素单元100的驱动电路240的第一输入端接收第一脉冲信号210，而第二像素单元230b的每个子像素单元100的驱动电路的第一输入端分别接第二脉冲信号220。第一像素单元230a的每个子像素单元100的驱动电路的第二输入端接收所述第二脉冲信号220，而第二像素单元230b的每个子像素单元100的驱动电路的第二输入端接收所述第一脉冲信号210。所述像素单元230a,230b的每个子像素单元100的驱动电路240的第一输入端即为所述第三驱动晶体管130的栅极；所述像素单元230a,230b的每个子像素单元100的驱动电路240的第二输入端即为所述第四驱动晶体管140的栅极。
参考图4，绘示本发明第一脉冲信号210与第二脉冲信号220的时序图。如图所示，第一脉冲信号210与第二脉冲信号220互为反相。所述第一脉冲信号210和所述第二脉冲信号220的周期分别为帧周期。即当第一脉冲信号210为高电平时，所述第二脉冲信号220便为低电平。因此可以使第一像素单元230a与第二像素单元230b交替发光。举例来说，在第n帧时间里，只有第一像素单元230a的发光二极管170发光，第二像素单元230b的发光二极管170为截止状态。然而，在第n+1帧时间中，所述第一像素单元230a与所述第二像素单元230b被交替驱动，使得第一像素单元230a与所述第二像素单元230b交替发光与截止。当所述第一像素单元230a与所述第二像素单元230b的发光二极管170为截止状态时，可以避免部分未参与发光的空穴（未图示）或电子（未图示）累积在一空穴传输层（未图示）与所述发光层（未图示）(或一电子传输层与所述发光层)的界面或者流入OLED中。
参考图5，绘示本发明发光二极管阵列的驱动效果示意图。举例来说，在第n帧时间里，第一像素单元230a皆为发光；第二像素单元230b皆为截止。亦即，每一个像素单元230a,230b与其相邻（上下左右）的像素单元不会同时发光或截止。在第n+1帧时间里，第一像素单元230a与第二像素单元230b与第n帧的区别就是每个像素单元的状态都改变（发光或截止）。因此通过交替驱动两个相邻像素单元的发光二极管170，避免了发光二极管阀值电压的上升，进而使发光亮度不会降低与提高电力的使用效率。再者，因为发光二极管170的阀值电压上升会使发光二极管加速老化，本发明因为降低阀值电压的上升进而延长了发光二极管170的寿命与改善画面的品质。
综上所述，虽然本发明已以优选实施例揭露如上，但上述优选实施例并非用以限制本发明，本领域的普通技术人员，在不脱离本发明的精神和范围内，均可作各种更动与润饰，因此本发明的保护范围以权利要求界定的范围为准。
 本发明的实施方式
工业实用性
序列表自由内容

Claims (17)

  1. 一种阵列基板，其中，所述阵列基板包括多个第一像素单元与多个第二像素单元，所述第一像素单元与所述第二像素单元交错排列;其中
    所述第一像素单元的每个子像素单元的驱动电路的第一输入端接收第一脉冲信号，所述第一像素单元的每个子像素单元的驱动电路的第二输入端接收第二脉冲信号，而所述第二像素单元的每个子像素单元的驱动电路的第一输入端接收所述第二脉冲信号，所述第二像素单元的每个子像素单元的的驱动电路的第二输入端接收所述第一脉冲信号, 所述第一脉冲信号与所述第二脉冲信号互为反相,以控制所述第一像素单元与所述第二像素单元交替驱动，所述第一脉冲信号和所述第二脉冲信号的周期分别为帧周期。
  2. 根据权利要求1的阵列基板，其中，每一所述驱动电路包括第一驱动晶体管、第二驱动晶体管、第三驱动晶体管、第四驱动晶体管与存储电容;
    每一所述子像素单元还包括发光二极管，所述发光二极管具有第一端与第二端，所述发光二极管的第一端耦接至驱动源；
    所述第一驱动晶体管的栅极耦接至其中栅极线，所述第一驱动晶体管的第一端耦接至所述第三驱动晶体管的第二端；
    所述第二驱动晶体管的第一端耦接至所述发光二极管的第二端,所述第二驱动晶体管的第二端耦接至所述接地点；
    所述第三驱动晶体管的第一端耦接至数据线；
    所述第四驱动晶体管的第一端与第二端分别耦接至所述存储电容的两端，所述第四驱动晶体管的第二端耦接至接地点；
    所述第二驱动晶体管的栅极耦接至所述第一驱动晶体管的第二端与所述第四驱动晶体管的第一端;
    所述像素单元的每个子像素单元的驱动电路的第一输入端为所述第三驱动晶体管的栅极；所述像素单元的每个子像素单元的驱动电路的第二输入端为所述第四驱动晶体管的栅极。
  3. 根据权利要求2所述的阵列基板，其中，所述发光二极管为有机发光二极管。
  4. 根据权利要求2所述的阵列基板，其中，所述第一驱动晶体管的第一端为源极，所述第一驱动晶体管的第二端为漏极。
  5. 根据权利要求4所述的阵列基板，其中，所述第二驱动晶体管的第一端为源极，所述第二驱动晶体管的第二端为漏极。
  6. 根据权利要求5所述的阵列基板，其中，所述第三驱动晶体管的第一端为源极，所述第三驱动晶体管的第二端为漏极。
  7. 根据权利要求6所述的阵列基板，其中，所述第四驱动晶体管的第一端为源极，所述第四驱动晶体管的第二端为漏极。
  8. 一种显示面板，其中，包含权利要求1~7中任一项所述的阵列基板。
  9. 一种阵列基板，其中，所述阵列基板包括多个第一像素单元与多个第二像素单元，所述第一像素单元与所述第二像素单元交错排列;其中
    所述第一像素单元的每个子像素单元的驱动电路的第一输入端接收第一脉冲信号，所述第一像素单元的每个子像素单元的驱动电路的第二输入端接收第二脉冲信号，而所述第二像素单元的每个子像素单元的驱动电路的第一输入端接收所述第二脉冲信号，所述第二像素单元的每个子像素单元的的驱动电路的第二输入端接收所述第一脉冲信号, 所述第一脉冲信号与所述第二脉冲信号互为反相,以控制所述第一像素单元与所述第二像素单元交替驱动。
  10. 根据权利要求9的阵列基板，其中，每一所述驱动电路包括第一驱动晶体管、第二驱动晶体管、第三驱动晶体管、第四驱动晶体管与存储电容;
    每一所述子像素单元还包括发光二极管，所述发光二极管具有第一端与第二端，所述发光二极管的第一端耦接至驱动源；
    所述第一驱动晶体管的栅极耦接至其中栅极线，所述第一驱动晶体管的第一端耦接至所述第三驱动晶体管的第二端；
    所述第二驱动晶体管的第一端耦接至所述发光二极管的第二端,所述第二驱动晶体管的第二端耦接至所述接地点；
    所述第三驱动晶体管的第一端耦接至数据线；
    所述第四驱动晶体管的第一端与第二端分别耦接至所述存储电容的两端，所述第四驱动晶体管的第二端耦接至接地点；
    所述第二驱动晶体管的栅极耦接至所述第一驱动晶体管的第二端与所述第四驱动晶体管的第一端;
    所述像素单元的每个子像素单元的驱动电路的第一输入端为所述第三驱动晶体管的栅极；所述像素单元的每个子像素单元的驱动电路的第二输入端为所述第四驱动晶体管的栅极。
  11. 根据权利要求9或10所述的阵列基板，其中，所述第一脉冲信号和所述第二脉冲信号的周期分别为帧周期。
  12. 根据权利要求10所述的阵列基板，其中，所述发光二极管为有机发光二极管。
  13. 根据权利要求10所述的阵列基板，其中，所述第一驱动晶体管的第一端为源极，所述第一驱动晶体管的第二端为漏极。
  14. 根据权利要求13所述的阵列基板，其中，所述第二驱动晶体管的第一端为源极，所述第二驱动晶体管的第二端为漏极。
  15. 根据权利要求14所述的阵列基板，其中，所述第三驱动晶体管的第一端为源极，所述第三驱动晶体管的第二端为漏极。
  16. 根据权利要求15所述的阵列基板，其中，所述第四驱动晶体管的第一端为源极，所述第四驱动晶体管的第二端为漏极。
  17. 一种显示面板，其中，包含权利要求9~16中任一项所述的阵列基板。
PCT/CN2014/077777 2014-05-15 2014-05-19 一种阵列基板及显示面板 Ceased WO2015172397A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/382,096 US9368562B2 (en) 2014-05-15 2014-05-19 Array substrate and a display panel having the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410204677.7 2014-05-15
CN201410204677.7A CN103985354B (zh) 2014-05-15 2014-05-15 一种阵列基板及显示面板

Publications (1)

Publication Number Publication Date
WO2015172397A1 true WO2015172397A1 (zh) 2015-11-19

Family

ID=51277301

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2014/077777 Ceased WO2015172397A1 (zh) 2014-05-15 2014-05-19 一种阵列基板及显示面板

Country Status (3)

Country Link
US (1) US9368562B2 (zh)
CN (1) CN103985354B (zh)
WO (1) WO2015172397A1 (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104882096A (zh) * 2015-06-03 2015-09-02 深圳市华星光电技术有限公司 Oled像素驱动电路与oled显示面板
CN108630105B (zh) * 2018-05-10 2020-06-30 京东方科技集团股份有限公司 一种阵列基板、显示面板及显示装置
CN109872697B (zh) * 2019-03-26 2023-12-15 合肥鑫晟光电科技有限公司 一种阵列基板、显示面板、显示装置
KR102728919B1 (ko) 2019-12-02 2024-11-13 삼성디스플레이 주식회사 유기 발광 표시 장치
KR102729155B1 (ko) 2019-12-16 2024-11-14 삼성디스플레이 주식회사 표시 장치 및 이의 구동 방법
CN111883567B (zh) * 2020-07-15 2023-05-05 固安翌光科技有限公司 一种电致发光屏体装置
KR102819804B1 (ko) 2020-08-31 2025-06-13 삼성디스플레이 주식회사 표시장치
CN116403521B (zh) * 2023-03-28 2024-11-15 重庆惠科金渝光电科技有限公司 显示驱动电路、显示驱动方法以及显示面板
CN120526716A (zh) * 2025-07-23 2025-08-22 深圳通锐微电子技术有限公司 Oled显示屏及其像素驱动电路、驱动方法和驱动系统

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060044229A1 (en) * 2004-08-27 2006-03-02 Semiconductor Energy Laboratory Co., Ltd. Display device and driving method thereof
CN101634786A (zh) * 2008-07-23 2010-01-27 昆山龙腾光电有限公司 一种液晶面板及包含该液晶面板的显示装置
CN101923826A (zh) * 2010-05-20 2010-12-22 昆山工研院新型平板显示技术中心有限公司 一种具有交替工作子像素的主动矩阵有机发光显示器
EP2405663A1 (en) * 2010-06-15 2012-01-11 Thomson Licensing Method of driving an image sensor
CN102385847A (zh) * 2011-10-25 2012-03-21 深圳市华星光电技术有限公司 液晶显示装置及其驱动方法
CN103247247A (zh) * 2012-02-10 2013-08-14 三星显示有限公司 显示装置及其驱动方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003186437A (ja) * 2001-12-18 2003-07-04 Sanyo Electric Co Ltd 表示装置
KR101209055B1 (ko) * 2005-09-30 2012-12-06 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법
JP2008089649A (ja) * 2006-09-29 2008-04-17 Nec Electronics Corp 表示装置の駆動方法及び表示装置
US20080150862A1 (en) * 2006-12-26 2008-06-26 Sheng-Pin Tseng Lcd device capable of reducing line flicker and horizontal crosstalk for rgbw subpixel arrangement
JP2010281993A (ja) * 2009-06-04 2010-12-16 Sony Corp 表示装置、表示装置の駆動方法および電子機器
US8963912B2 (en) * 2009-07-17 2015-02-24 Sharp Kabushiki Kaisha Display device and display device driving method
KR20110050080A (ko) * 2009-11-06 2011-05-13 삼성모바일디스플레이주식회사 화소 및 이를 이용한 유기전계발광 표시장치
TWI424413B (zh) * 2010-12-28 2014-01-21 Au Optronics Corp 主動矩陣有機發光二極體顯示器之像素電路
CN102456319A (zh) * 2012-02-15 2012-05-16 福州华映视讯有限公司 画素电路及其驱动方法
CN103413519B (zh) * 2013-07-18 2016-05-11 京东方科技集团股份有限公司 一种像素电路及其驱动方法、阵列基板和显示装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060044229A1 (en) * 2004-08-27 2006-03-02 Semiconductor Energy Laboratory Co., Ltd. Display device and driving method thereof
CN101634786A (zh) * 2008-07-23 2010-01-27 昆山龙腾光电有限公司 一种液晶面板及包含该液晶面板的显示装置
CN101923826A (zh) * 2010-05-20 2010-12-22 昆山工研院新型平板显示技术中心有限公司 一种具有交替工作子像素的主动矩阵有机发光显示器
EP2405663A1 (en) * 2010-06-15 2012-01-11 Thomson Licensing Method of driving an image sensor
CN102385847A (zh) * 2011-10-25 2012-03-21 深圳市华星光电技术有限公司 液晶显示装置及其驱动方法
CN103247247A (zh) * 2012-02-10 2013-08-14 三星显示有限公司 显示装置及其驱动方法

Also Published As

Publication number Publication date
CN103985354B (zh) 2016-08-17
US20150333114A1 (en) 2015-11-19
US9368562B2 (en) 2016-06-14
CN103985354A (zh) 2014-08-13

Similar Documents

Publication Publication Date Title
WO2015172397A1 (zh) 一种阵列基板及显示面板
WO2019090839A1 (zh) Oled像素驱动电路、阵列基板及显示装置
EP3203521A1 (en) Organic electroluminescent display device and driving method therefor, and display apparatus
WO2019019275A1 (zh) 一种触控阵列基板及触控面板
WO2019165654A1 (zh) 双面显示面板及双面显示装置
CN110045875B (zh) Oled触控显示装置及其驱动方法
US10453900B2 (en) Display panel, driving method thereof, and display device
CN103927977A (zh) 有机发光显示的阵列基板及显示器
WO2012023795A2 (ko) 유기발광장치
WO2015194870A1 (ko) Led 디스플레이 장치
WO2016183882A1 (zh) 显示装置及其驱动方法
US11205357B2 (en) Display panel test circuit and display panel
WO2019085270A1 (zh) 背光检测电路及相关产品
US9230475B2 (en) Display device and electronic apparatus
KR20230011456A (ko) 화소 및 이를 이용한 표시 장치
WO2025031003A1 (zh) 像素电路及其驱动方法和显示面板
CN111273495A (zh) 显示模组及其阵列基板的驱动方法、显示装置
CN115410533A (zh) 一种显示面板
WO2017049570A1 (zh) 一种显示面板和显示装置
CN112991951B (zh) 显示面板和显示装置
WO2017128465A1 (zh) 像素补偿电路、扫描驱动电路及平面显示装置
WO2017071032A1 (zh) 显示装置及其方法
WO2017030406A1 (ko) 디스플레이 구동 방법
WO2017206270A1 (zh) 微机电光阀、显示屏和显示装置
EP1662591A3 (en) An OLED device with double-side Display

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14382096

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14892174

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14892174

Country of ref document: EP

Kind code of ref document: A1