WO2014197211A1 - Method and apparatus for testing a semiconductor package having a package on package (pop) design - Google Patents
Method and apparatus for testing a semiconductor package having a package on package (pop) design Download PDFInfo
- Publication number
- WO2014197211A1 WO2014197211A1 PCT/US2014/039084 US2014039084W WO2014197211A1 WO 2014197211 A1 WO2014197211 A1 WO 2014197211A1 US 2014039084 W US2014039084 W US 2014039084W WO 2014197211 A1 WO2014197211 A1 WO 2014197211A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- package
- frame
- section
- bottom section
- air pathway
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
- G01R31/2889—Interfaces, e.g. between probe and tester
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
- H10P74/20—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by the properties tested or measured, e.g. structural or electrical properties
- H10P74/207—Electrical properties, e.g. testing or measuring of resistance, deep levels or capacitance-voltage characteristics
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2863—Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2896—Testing of IC packages; Test features related to IC packages
Definitions
- Embodiments of the present disclosure relate to testing a semiconductor package, and in particular to method and apparatus for testing a semiconductor package having a package on package (PoP) design.
- PoP package on package
- a package on package (PoP) semiconductor device comprises two or more
- semiconductor packages e.g., a first semiconductor package and a second semiconductor package. It may be desirable to separately test the first semiconductor package of the PoP, e.g., prior to the first semiconductor package being packaged within the PoP.
- a testing arrangement to test the first semiconductor package may include the third semiconductor package, to mimic or emulate the behavior of the second semiconductor package.
- the present disclosure provides a testing arrangement for testing a first package, the testing arrangement comprising a frame having a top section and a bottom section, wherein the bottom section of the frame comprises a pickup section, and wherein the pickup section has a first air pathway; a second package mounted on a top surface of the bottom section of the frame such that a second air pathway is defined between (i) the second package and (ii) the top surface of the bottom section of the frame; and a vacuum path defined by (i) the first air pathway and (ii) the second air pathway, wherein during testing of the first package, a vacuum in the vacuum path is generated such that the pickup section of the bottom section of the frame holds the first package.
- the present disclosure provides a method for operating a testing arrangement for testing a first package, the testing arrangement comprising a frame having a top section and a bottom section, wherein the bottom section of the frame comprises a pickup section, and wherein the method comprises: placing the first package proximal to the pickup section of the bottom section of the frame, wherein the pickup section of the bottom section of the frame has a first air pathway, and wherein a second package is mounted on a top surface of the bottom section of the frame such that a second air pathway is defined between (i) the second package and (ii) the top surface of the bottom section of the frame; generating a vacuum in a vacuum path defined by (i) the first air pathway within the pickup section included in the bottom section of the frame and (ii) the second air pathway defined between the second package and the top surface of the bottom section of the frame; based on generating the vacuum in the vacuum path, suctioning, by the pickup section of the bottom section of the frame, the first package, such that the pickup section
- Fig. 1 schematically illustrates a package on package (POP) comprising two semiconductor packages.
- Fig. 2 schematically illustrates a testing arrangement to test a semiconductor package.
- FIG. 3 schematically illustrates the testing arrangement of Fig. 2, while the testing arrangement holds the semiconductor package for testing.
- FIG. 4 is a flow diagram of a method to operate a testing arrangement.
- Fig. 1 schematically illustrates a package on package (POP) 100 comprising semiconductor packages 104 and 108.
- POP package on package
- the semiconductor packages 104 and 108 are coupled via, for example, solder balls 112.
- the semiconductor packages 104 and 108 can be any appropriate types of semiconductor packages.
- the semiconductor package (henceforth referred to as "package") 108 comprises a memory die
- the package 104 comprises a system on a chip (SoC), where the SoC comprises one or more processors and/or a memory controller to control a memory included in the memory die of the package 108.
- SoC system on a chip
- the packages 104 and/or 108 may be intended to test the packages 104 and/or 108, e.g., to verify proper functionality.
- the packages 104 and/or 108 are tested subsequent to forming the PoP 100.
- there may be situations when it is desirable to test one or both of the packages 104 and 108, prior to the formation of the PoP 100 e.g., while the packages 104 and 108 are not coupled to form the PoP 100).
- a first manufacturer manufactures the package 104
- a second manufacturer manufactures the package 108.
- the first manufacturer may intend to test the package 104, e.g., prior to the package 104 being coupled to the package 108 to form the PoP 100.
- FIG. 2 schematically illustrates a testing arrangement 200 (henceforth referred to as an "arrangement") to test the package 104 of Fig. 1 (e.g., prior to the package 104 being packaged within the PoP 100).
- the package 104 forms a device under test (DUT) in Fig. 2.
- Fig. 2 illustrates a cross sectional view of the arrangement 200. In the embodiment of Fig. 2, the package 104 is not being tested - so, the package 104 is illustrated to be separate from the testing arrangement 200.
- the arrangement 200 tests the package 104, prior to the package 104 being coupled to the package 108 to form the PoP 100. Accordingly, the arrangement 200 comprises a package 208 that mimics or emulates the package 108. For example, during testing the package 104, the package 104 communicates with the package 208, e.g., while the package 208 mimics or emulates a functionality of the package 108, thereby enabling the arrangement 200 to test the package 104.
- the arrangement 200 comprises a frame 212.
- the frame 212 comprises a top section 214 (illustrated using diagonal lines in Fig. 2) and a bottom section 216 (illustrated using dots in Fig. 2).
- the top section 214 and the bottom section 216 defines a cavity within the frame 212, and the package 208 is mounted or embedded within the cavity defined by the top section 214 and the bottom section 216.
- the package 208 is mounted on a top surface of the bottom section 216 of the frame 212 using, for example, a plurality of solder balls 220.
- a space, air pathway or air channel 260 (henceforth referred to as "air pathway 260") is defined between a bottom surface of the package 208 and the top surface of the bottom section 216 of the frame 212.
- a height of the air pathway 260 between the package 208 and the bottom section 216 is based on, for example, a height of the solder balls 220.
- the air pathway 260 between the package 208 and the bottom section 216 is defined in part by space between the solder balls 220.
- the air pathway 260 between the package 208 and the bottom section 216 extends to a space between the package 208 and the bottom section 216, which is outside of a periphery of the solder balls 220.
- the arrangement 200 comprises a plurality of contacts 224 configured to electrically couple the packages 104 and 208, while the package 104 is being tested (although Fig. 2 does not illustrate the contacts 224 making contact with the package 104).
- the contacts 224 are spring loaded pins or pressure activated pins.
- the contacts 224 are Pogo ® pins. When pressure is applied to the contacts 224, the contacts 224 make electrical contact.
- each of the contacts 224 has a corresponding first end (e.g., a top end in Fig 2) coupled to a corresponding one of the solder balls 220.
- each of the contacts 224 has a corresponding section (e.g., a middle section, illustrated using dotted line in Fig.
- each of the contacts 224 has a corresponding second end (e.g., a bottom end in Fig. 2) that is exposed through a bottom surface of the bottom section 216 of the frame 212.
- the contacts 224 makes contact with the package 104 (e.g., as illustrated in Fig. 3).
- the bottom section 216 of the frame 212 comprises a pickup section 230.
- the pickup section 230 has a cavity, space, air channel or air pathway 264 (henceforth referred to as "air pathway 264”) built within. An end (e.g., a bottom end) of the air pathway 264 is exposed outside the frame 212.
- a cavity, space, air channel or air pathway 268 (henceforth referred to as “air pathway 268") is also defined between (i) a side and top surface of the package 208, and (ii) the top section 214 of the frame 212, as illustrated in Fig. 2.
- a cavity, space, air channel or air pathway 272 (henceforth referred to as "air pathway 272") is also defined is the top section 214 of the frame 212.
- the air pathway 272 opens up to a top surface of the top section 214 of the frame 212.
- the package 208 is embedded within the frame 214, such that airway paths are defined along the periphery or external surfaces of the package 208.
- an upper end of the airway path 272 is coupled to a vacuum generation module 240.
- the vacuum generation module 240 can suck air through the air pathways 260, 264, 268 and 272, thereby generating a vacuum at a lower end of the pickup section 230 (i.e., the end that is exposed outside of the frame 212).
- the vacuum generation module 240 comprises, for example, a vacuum pump.
- the arrangement 200 comprises several other components.
- the arrangement 200 comprises circuitry (e.g., apart from the package 208) to test the package 104, such circuitry is not illustrated in Fig. 2.
- the arrangement comprises a boundary or periphery wall below the bottom section 216 of the frame 212. Such a wall is, for example, used to hold the package 104 in place during testing of the package 104 (and while the package 104 is being held by pickup section 230 by vacuum created by the vacuum generation component 240, as illustrated in Fig.3).
- Fig.3 schematically illustrates the arrangement 200 of Fig.2, while the arrangement 200 holds the package 104 for testing.
- the package 104 is placed below the pickup section 230, and the vacuum generation module 240 sucks air from the air pathways 272, 268, 260 and 264.
- the sucking of air from the air pathways create a near vacuum (e.g., a low air pressure) below the pickup section 230, as a result of which the package 104 is suctioned and placed in position by the pickup section 230, as illustrated in Fig.3.
- the pickup section 230 (or at least a section of the pickup section 230) comprises flexible material (e.g., rubber, polymer, etc.).
- flexible material e.g., rubber, polymer, etc.
- at least a bottom surface of the pickup section 230 comprises flexible material, which creates a vacuum seal at the surface of the package 104.
- the pickup section may be slightly compressed, to create a better vacuum seal.
- the pickup section 230 comprises flexible material (or has springs included in the pickup section 230).
- each of the contacts 224 has a corresponding end (e.g., a bottom end in Fig.3) coupled to a corresponding one of the solder balls of the package 104, as illustrated in Fig. 3.
- individual ones of the contacts 224 electrically couples a corresponding solder ball of the package 104 with a corresponding solder ball of the package 208.
- the package 104 communicates with the package 208.
- the package 208 mimics or emulates a functionality of the package 108 of Fig. 1.
- the package 104 is communicating with a top package of the PoP 100 of Fig. 1.
- the testing environment of the arrangement 200 i.e., the package 208 being positioned proximally to the package 104 is very similar to the environment of the PoP 100 (e.g., in which the package 108 is positioned proximally to the package 104).
- a distance between the packages 104 and 208 e.g., during testing of the package 104 is almost about the same as a distance between the packages 104 and 108 in the PoP 100, thereby making the testing conditions of the package 104 more realistic (and having better integrity of the signals transmitted between the packages 104 and 208, during testing of the package 104).
- Fig. 4 is a flow diagram of a method 400 to operate a testing arrangement (e.g., the testing arrangement 200 of Figs. 2 and 3).
- a first package e.g., package 104
- a pickup section e.g., pickup section 230
- a bottom section e.g., bottom section 216
- frame 212 a frame of the testing arrangement.
- the pickup section of the bottom section of the frame has a first air pathway (e.g., air pathway264), and a second package (e.g., package 208) is mounted on a top surface of the bottom section of the frame such that a second air pathway is defined between (i) the second package and (ii) the top surface of the bottom section of the frame.
- a first air pathway e.g., air pathway264
- a second package e.g., package 208
- a vacuum is generated in a vacuum path defined by (i) the first air pathway within the pickup section included in the bottom section of the frame and (ii) the second air pathway defined between the second package and the top surface of the bottom section of the frame.
- the pickup section of the bottom section of the frame suctions the first package, such that the pickup section of the bottom section of the frame holds the first package.
- the testing arrangement tests the first package.
- the description may use the phrases “in an embodiment,” or “in embodiments,” which may each refer to one or more of the same or different embodiments.
- the phrase “in some embodiments” is used repeatedly. The phrase generally does not refer to the same embodiments; however, it may.
- the terms “comprising,” “having,” and “including” are synonymous, unless the context dictates otherwise.
- the phrase “A and/or B” means (A), (B), or (A and B).
- the phrase “A/B” means (A), (B), or (A and B), similar to the phrase “A and/or B.”
- the phrase “at least one of A, B and C” means (A), (B), (C), (A and B), (A and C), (B and C) or (A, B and C).
- the phrase “(A) B” means (B) or (A and B), that is, A is optional.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
Embodiments include a testing arrangement for testing a first package, the testing arrangement comprising a frame having a top section and a bottom section, wherein the bottom section of the frame comprises a pickup section, and wherein the pickup section has a first air pathway; a second package mounted on a top surface of the bottom section of the frame such that a second air pathway is defined between (i) the second package and (ii) the top surface of the bottom section of the frame; and a vacuum path defined by (i) the first air pathway and (ii) the second air pathway, wherein during testing of the first package, a vacuum in the vacuum path is generated such that the pickup section of the bottom section of the frame holds the first package.
Description
METHOD AND APPARATUS FOR TESTING A SEMICONDUCTOR PACKAGE HAVING A PACKAGE
ON PACKAGE (POP) DESIGN
Cross Reference to Related Applications
[0001] The present disclosure claims priority to U.S. Patent Application No. 14/284,241, filed May 21, 2014, which claims priority to U.S. Provisional Patent Application No. 61/830,771, filed on June 4, 2013, which are incorporated herein by reference in its entirety.
Technical Field
[0002] Embodiments of the present disclosure relate to testing a semiconductor package, and in particular to method and apparatus for testing a semiconductor package having a package on package (PoP) design.
Background
[0003] in electronics manufacturing, integrated circuit packaging is the final stage of semiconductor device fabrication, in which semiconducting material is encased in a supporting case that prevents physical damage and corrosion to the semiconducting material. The case, also known as a "package", supports the electrical contacts which connect the semiconductor device, for example, to a circuit board. There are many different types of packages to encapsulate a semiconductor device, including a package on package (PoP) semiconductor device. A package on package (PoP) semiconductor device comprises two or more
semiconductor packages, e.g., a first semiconductor package and a second semiconductor
package. It may be desirable to separately test the first semiconductor package of the PoP, e.g., prior to the first semiconductor package being packaged within the PoP.
[0004] While separately testing the first semiconductor package, the first
semiconductor package needs to communicate with a third semiconductor package that mimics or emulates a behavior of the second semiconductor package (e.g., such that the first semiconductor package functions in a manner that is similar to the manner in which the first semiconductor package will function while integrated in the PoP). Thus, a testing arrangement to test the first semiconductor package may include the third semiconductor package, to mimic or emulate the behavior of the second semiconductor package.
Summary
[0005] In various embodiments, the present disclosure provides a testing arrangement for testing a first package, the testing arrangement comprising a frame having a top section and a bottom section, wherein the bottom section of the frame comprises a pickup section, and wherein the pickup section has a first air pathway; a second package mounted on a top surface of the bottom section of the frame such that a second air pathway is defined between (i) the second package and (ii) the top surface of the bottom section of the frame; and a vacuum path defined by (i) the first air pathway and (ii) the second air pathway, wherein during testing of the first package, a vacuum in the vacuum path is generated such that the pickup section of the bottom section of the frame holds the first package.
[0006] In various embodiments, the present disclosure provides a method for operating a testing arrangement for testing a first package, the testing arrangement comprising a frame
having a top section and a bottom section, wherein the bottom section of the frame comprises a pickup section, and wherein the method comprises: placing the first package proximal to the pickup section of the bottom section of the frame, wherein the pickup section of the bottom section of the frame has a first air pathway, and wherein a second package is mounted on a top surface of the bottom section of the frame such that a second air pathway is defined between (i) the second package and (ii) the top surface of the bottom section of the frame; generating a vacuum in a vacuum path defined by (i) the first air pathway within the pickup section included in the bottom section of the frame and (ii) the second air pathway defined between the second package and the top surface of the bottom section of the frame; based on generating the vacuum in the vacuum path, suctioning, by the pickup section of the bottom section of the frame, the first package, such that the pickup section of the bottom section of the frame holds the first package; and while the pickup section of the bottom section of the frame holds the first package, testing, by the testing arrangement, the first package.
Brief Description of the Drawings
[0007] Embodiments of the present disclosure will be readily understood by the following detailed description in conjunction with the accompanying drawings. To facilitate this description, like reference numerals designate like structural elements. Various embodiments are illustrated by way of example and not by way of limitation in the figures of the
accompanying drawings.
[0008] Fig. 1 schematically illustrates a package on package (POP) comprising two semiconductor packages.
[0009] Fig. 2 schematically illustrates a testing arrangement to test a semiconductor package.
[0010] Fig. 3 schematically illustrates the testing arrangement of Fig. 2, while the testing arrangement holds the semiconductor package for testing.
[0011] Fig. 4 is a flow diagram of a method to operate a testing arrangement.
Detailed Description
[0012] Fig. 1 schematically illustrates a package on package (POP) 100 comprising semiconductor packages 104 and 108. The semiconductor packages 104 and 108 are coupled via, for example, solder balls 112.
[0013] The semiconductor packages 104 and 108 can be any appropriate types of semiconductor packages. Merely as an example, the semiconductor package (henceforth referred to as "package") 108 comprises a memory die, and the package 104 comprises a system on a chip (SoC), where the SoC comprises one or more processors and/or a memory controller to control a memory included in the memory die of the package 108.
[0014] During manufacturing (or during any other time), it may be intended to test the packages 104 and/or 108, e.g., to verify proper functionality. In an example, the packages 104 and/or 108 are tested subsequent to forming the PoP 100. However, there may be situations when it is desirable to test one or both of the packages 104 and 108, prior to the formation of the PoP 100 (e.g., while the packages 104 and 108 are not coupled to form the PoP 100).
Merely as an example, a first manufacturer manufactures the package 104, while a second manufacturer manufactures the package 108. In such an example, the first manufacturer may
intend to test the package 104, e.g., prior to the package 104 being coupled to the package 108 to form the PoP 100.
[0015] Fig. 2 schematically illustrates a testing arrangement 200 (henceforth referred to as an "arrangement") to test the package 104 of Fig. 1 (e.g., prior to the package 104 being packaged within the PoP 100). Thus, the package 104 forms a device under test (DUT) in Fig. 2. Fig. 2 illustrates a cross sectional view of the arrangement 200. In the embodiment of Fig. 2, the package 104 is not being tested - so, the package 104 is illustrated to be separate from the testing arrangement 200.
[0016] In an example, to properly test the functionality of the package 104, the package
104 needs to communicate with the package 108. However, the arrangement 200 tests the package 104, prior to the package 104 being coupled to the package 108 to form the PoP 100. Accordingly, the arrangement 200 comprises a package 208 that mimics or emulates the package 108. For example, during testing the package 104, the package 104 communicates with the package 208, e.g., while the package 208 mimics or emulates a functionality of the package 108, thereby enabling the arrangement 200 to test the package 104.
[0017] The arrangement 200 comprises a frame 212. In an embodiment, the frame 212 comprises a top section 214 (illustrated using diagonal lines in Fig. 2) and a bottom section 216 (illustrated using dots in Fig. 2). In an embodiment, the top section 214 and the bottom section 216 defines a cavity within the frame 212, and the package 208 is mounted or embedded within the cavity defined by the top section 214 and the bottom section 216. For example, the package 208 is mounted on a top surface of the bottom section 216 of the frame 212 using, for example, a plurality of solder balls 220.
[0018] As also illustrated in Fig. 2, a space, air pathway or air channel 260 (henceforth referred to as "air pathway 260") is defined between a bottom surface of the package 208 and the top surface of the bottom section 216 of the frame 212. A height of the air pathway 260 between the package 208 and the bottom section 216 is based on, for example, a height of the solder balls 220. For example, the air pathway 260 between the package 208 and the bottom section 216 is defined in part by space between the solder balls 220. Additionally or alternatively, the air pathway 260 between the package 208 and the bottom section 216 extends to a space between the package 208 and the bottom section 216, which is outside of a periphery of the solder balls 220.
[0019] The arrangement 200 comprises a plurality of contacts 224 configured to electrically couple the packages 104 and 208, while the package 104 is being tested (although Fig. 2 does not illustrate the contacts 224 making contact with the package 104). The contacts 224 are spring loaded pins or pressure activated pins. For example, the contacts 224 are Pogo® pins. When pressure is applied to the contacts 224, the contacts 224 make electrical contact. In an embodiment, each of the contacts 224 has a corresponding first end (e.g., a top end in Fig 2) coupled to a corresponding one of the solder balls 220. Also, each of the contacts 224 has a corresponding section (e.g., a middle section, illustrated using dotted line in Fig. 2) embedded within the bottom section 216 of the frame 212. Also, each of the contacts 224 has a corresponding second end (e.g., a bottom end in Fig. 2) that is exposed through a bottom surface of the bottom section 216 of the frame 212. During testing of the package 104, the contacts 224 makes contact with the package 104 (e.g., as illustrated in Fig. 3).
[0020] In an embodiment, the bottom section 216 of the frame 212 comprises a pickup section 230. The pickup section 230 has a cavity, space, air channel or air pathway 264 (henceforth referred to as "air pathway 264") built within. An end (e.g., a bottom end) of the air pathway 264 is exposed outside the frame 212.
[0021] In an embodiment, a cavity, space, air channel or air pathway 268 (henceforth referred to as "air pathway 268") is also defined between (i) a side and top surface of the package 208, and (ii) the top section 214 of the frame 212, as illustrated in Fig. 2. In an embodiment, a cavity, space, air channel or air pathway 272 (henceforth referred to as "air pathway 272") is also defined is the top section 214 of the frame 212. The air pathway 272 opens up to a top surface of the top section 214 of the frame 212.
[0022] The air pathways 260, 264, 268 and 272 are interconnected, as illustrated in Fig.
2. The package 208 is embedded within the frame 214, such that airway paths are defined along the periphery or external surfaces of the package 208. In an embodiment, an upper end of the airway path 272 is coupled to a vacuum generation module 240. The vacuum generation module 240 can suck air through the air pathways 260, 264, 268 and 272, thereby generating a vacuum at a lower end of the pickup section 230 (i.e., the end that is exposed outside of the frame 212). The vacuum generation module 240 comprises, for example, a vacuum pump.
[0023] Although not illustrated in Fig. 2, the arrangement 200 comprises several other components. For example, although the arrangement 200 comprises circuitry (e.g., apart from the package 208) to test the package 104, such circuitry is not illustrated in Fig. 2. In an embodiment and although not illustrated in Fig. 2, the arrangement comprises a boundary or periphery wall below the bottom section 216 of the frame 212. Such a wall is, for example,
used to hold the package 104 in place during testing of the package 104 (and while the package 104 is being held by pickup section 230 by vacuum created by the vacuum generation component 240, as illustrated in Fig.3).
[0024] Fig.3 schematically illustrates the arrangement 200 of Fig.2, while the arrangement 200 holds the package 104 for testing. In an embodiment, during testing of the package 104, the package 104 is placed below the pickup section 230, and the vacuum generation module 240 sucks air from the air pathways 272, 268, 260 and 264. The sucking of air from the air pathways create a near vacuum (e.g., a low air pressure) below the pickup section 230, as a result of which the package 104 is suctioned and placed in position by the pickup section 230, as illustrated in Fig.3.
[0025] In an embodiment, the pickup section 230 (or at least a section of the pickup section 230) comprises flexible material (e.g., rubber, polymer, etc.). For example, at least a bottom surface of the pickup section 230 comprises flexible material, which creates a vacuum seal at the surface of the package 104. Also, while the pickup section 230 picks up the package 104, the pickup section may be slightly compressed, to create a better vacuum seal. To generate the compression of the pickup section 230, the pickup section 230 comprises flexible material (or has springs included in the pickup section 230).
[0026] In an embodiment, while the arrangement 200 holds the package 104 for testing
(i.e., while the pickup section 230 suctions the package 104), each of the contacts 224 has a corresponding end (e.g., a bottom end in Fig.3) coupled to a corresponding one of the solder balls of the package 104, as illustrated in Fig. 3. Thus, individual ones of the contacts 224
electrically couples a corresponding solder ball of the package 104 with a corresponding solder ball of the package 208.
[0027] During testing of the package 104, the package 104 communicates with the package 208. As previously discussed, during testing of the package 104, the package 208 mimics or emulates a functionality of the package 108 of Fig. 1. Thus, during testing of the package 104, from a perspective of the package 104, the package 104 is communicating with a top package of the PoP 100 of Fig. 1. Also, embedding the package 208 within the frame, as illustrated in Figs. 2 and 3, results in the package 208 being positioned proximally to the package 104. Thus, the testing environment of the arrangement 200 (i.e., the package 208 being positioned proximally to the package 104) is very similar to the environment of the PoP 100 (e.g., in which the package 108 is positioned proximally to the package 104). For example, a distance between the packages 104 and 208 (e.g., during testing of the package 104) is almost about the same as a distance between the packages 104 and 108 in the PoP 100, thereby making the testing conditions of the package 104 more realistic (and having better integrity of the signals transmitted between the packages 104 and 208, during testing of the package 104).
[0028] Fig. 4 is a flow diagram of a method 400 to operate a testing arrangement (e.g., the testing arrangement 200 of Figs. 2 and 3). At 404, a first package (e.g., package 104) is placed proximal to a pickup section (e.g., pickup section 230) of a bottom section (e.g., bottom section 216) of a frame (frame 212) of the testing arrangement. In an embodiment, the pickup section of the bottom section of the frame has a first air pathway (e.g., air pathway264), and a second package (e.g., package 208) is mounted on a top surface of the bottom section of the
frame such that a second air pathway is defined between (i) the second package and (ii) the top surface of the bottom section of the frame.
[0029] At 408, a vacuum is generated in a vacuum path defined by (i) the first air pathway within the pickup section included in the bottom section of the frame and (ii) the second air pathway defined between the second package and the top surface of the bottom section of the frame.
[0030] At 412, the pickup section of the bottom section of the frame suctions the first package, such that the pickup section of the bottom section of the frame holds the first package. At 416, while the pickup section of the bottom section of the frame holds the first package, the testing arrangement tests the first package.
[0031] The description may use the phrases "in an embodiment," or "in embodiments," which may each refer to one or more of the same or different embodiments. The phrase "in some embodiments" is used repeatedly. The phrase generally does not refer to the same embodiments; however, it may. The terms "comprising," "having," and "including" are synonymous, unless the context dictates otherwise. The phrase "A and/or B" means (A), (B), or (A and B). The phrase "A/B" means (A), (B), or (A and B), similar to the phrase "A and/or B." The phrase "at least one of A, B and C" means (A), (B), (C), (A and B), (A and C), (B and C) or (A, B and C). The phrase "(A) B" means (B) or (A and B), that is, A is optional.
[0032] Although certain embodiments have been illustrated and described herein, a wide variety of alternate and/or equivalent embodiments or implementations calculated to achieve the same purposes may be substituted for the embodiments illustrated and described without departing from the scope of the present invention. This application is intended to
cover any adaptations or variations of the embodiments discussed herein. Therefore, it is manifestly intended that embodiments in accordance with the present invention be limited only by the claims and the equivalents thereof.
Claims
1. A testing arrangement for testing a first package, the testing arrangement comprising: a frame having a top section and a bottom section, wherein the bottom section of the frame comprises a pickup section, and wherein the pickup section has a first air pathway; a second package mounted on a top surface of the bottom section of the frame such that a second air pathway is defined between (i) the second package and (ii) the top surface of the bottom section of the frame; and
a vacuum path defined by (i) the first air pathway within the pickup section included in the bottom section of the frame and (ii) the second air pathway defined between the second package and the top surface of the bottom section of the frame,
wherein during testing of the first package, a vacuum in the vacuum path is generated such that the pickup section of the bottom section of the frame holds the first package.
2. The testing arrangement of claim 1, wherein:
the second package is mounted on the top surface of the bottom section of the frame using a plurality of solder balls, wherein the second air pathway comprises space between the plurality of solder balls.
3. The testing arrangement of claim 1, further comprising:
a plurality of connectors, wherein each connector of the plurality of connectors has a corresponding first end coupled to the second package, and wherein each connector of the
plurality of connectors has a corresponding section embedded within the bottom section of the frame.
4. The testing arrangement of claim 3, wherein:
the second package is mounted on the top surface of the bottom section of the frame using a plurality of solder balls; and
each connector of the plurality of connectors has the corresponding first end coupled to a corresponding solder ball of the plurality of solder balls of the second package.
5. The testing arrangement of claim 3, wherein:
during testing of the first package and while the pickup section holds the first package, each connector of the plurality of connectors has a corresponding second end coupled to the first package.
6. The testing arrangement of claim 1, wherein:
the first package is configured to be, subsequent to testing the first package, packaged in a package on package (PoP);
the PoP comprises a third package coupled to the first package; and
during testing of the first package, the second package is configured to emulate a functionality of the third package.
7. The testing arrangement of claim 6, wherein:
the third package is a memory chip; and
the first package is a system on a chip (SoC) comprising a memory controller configured to control a memory included in the memory chip.
8. The testing arrangement of claim 1, wherein:
a third air pathway is defined between (i) a side surface and a top surface of the second package and (ii) the top section of the frame; and
the vacuum path is defined by (i) the first air pathway, (ii) the second air pathway, and (iii) the third air pathway, wherein the first air pathway, the second air pathway, and the third air pathway are interconnected.
9. The testing arrangement of claim 1, further comprising:
a vacuum generation module configured to generate the vacuum in the vacuum path.
10. The testing arrangement of claim 1, wherein:
the top section of the frame and the bottom section of the frame defines a cavity within the top section of the frame and the bottom section of the frame; and
the second package is embedded within the cavity defined by the top section of the frame and the bottom section of the frame.
11. A method for operating a testing arra ngement for testing a first package, the testing arrangement com prisi ng a fra me having a top section and a bottom section, wherein the bottom section of the frame com prises a picku p section, a nd wherein the method com prises: placing the first package proximal to the picku p section of the bottom section of the frame, wherein the pickup section of the bottom section of the frame has a first air pathway, and wherein a second package is mounted on a top su rface of the bottom section of the frame such that a second air pathway is defined between (i) the second package and (ii) the top surface of the bottom section of the frame;
generating a vacuu m in a vacuum path defined by (i) the first air pathway within the picku p section i ncluded in the bottom section of the fra me and (ii) the second ai r pathway defined between the second package and the top su rface of the bottom section of the fra me; based on generating the vacuu m in the vacuum path, suctioning, by the pickup section of the bottom section of the frame, the fi rst package, such that the pickup section of the bottom section of the frame holds the first package; a nd
while the picku p section of the bottom section of the frame holds the first package, testing, by the testing a rra ngement, the fi rst package.
12. The method of clai m 11, wherein :
the second package is mou nted on the top surface of the bottom section of the frame using a plura lity of solder ba lls; and
the second air pathway com prises space between the plura lity of solder balls.
13. The method of claim 11, wherein:
the testing arrangement further comprises a plurality of connectors;
each connector of the plurality of connectors has a corresponding first end coupled to the second package; and
each connector of the plurality of connectors has a corresponding section embedded within the bottom section of the frame.
14. The method of claim 13, wherein:
the second package is mounted on the top surface of the bottom section of the frame using a plurality of solder balls; and
each connector of the plurality of connectors has the corresponding first end coupled to a corresponding solder ball of the plurality of solder balls of the second package.
15. The method of claim 13, further comprising:
during testing of the first package and while the pickup section holds the first package, coupling a corresponding second end of each connector of the plurality of connectors to the first package.
16. The method of claim 11, further comprising:
subsequent to testing the first package, packaging the first package in a package on package (PoP), wherein the PoP comprises a third package coupled to the first package; and
during testing of the first package, emulating, by the second package, a functionality of the third package.
17. The method of claim 16, wherein:
the third package is a memory chip; and
the first package is a system on a chip (SoC) comprising a memory controller configured to control a memory included in the memory chip.
18. The method of claim 11, wherein:
a third air pathway is defined between (i) a side surface and a top surface of the second package and (ii) the top section of the frame; and
the vacuum path is defined by (i) the first air pathway, (ii) the second air pathway, and (iii) the third air pathway, wherein the first air pathway, the second air pathway, and the third air pathway are interconnected.
19. The method of claim 11, wherein generating the vacuum further comprises:
generating the vacuum using a vacuum generation module included in the testing arrangement.
20. The method of claim 11, wherein:
the top section of the frame and the bottom section of the frame defines a cavity within the top section of the frame and the bottom section of the frame; and
the second package is embedded within the cavity defined by the top section of the frame and the bottom section of the frame.
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201361830771P | 2013-06-04 | 2013-06-04 | |
| US61/830,771 | 2013-06-04 | ||
| US14/284,241 US9423451B2 (en) | 2013-06-04 | 2014-05-21 | Method and apparatus for testing a semiconductor package having a package on package (PoP) design |
| US14/284,241 | 2014-05-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2014197211A1 true WO2014197211A1 (en) | 2014-12-11 |
Family
ID=51984415
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2014/039084 Ceased WO2014197211A1 (en) | 2013-06-04 | 2014-05-22 | Method and apparatus for testing a semiconductor package having a package on package (pop) design |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US9423451B2 (en) |
| TW (1) | TWI612588B (en) |
| WO (1) | WO2014197211A1 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101599049B1 (en) * | 2014-11-28 | 2016-03-04 | 주식회사 세미코어 | Semiconductor chip testing device |
| CN114074918B (en) * | 2021-12-17 | 2024-09-27 | 西北电子装备技术研究所(中国电子科技集团公司第二研究所) | High vacuum full-automatic packaging test method for microelectronic packaging assembly |
| KR102612764B1 (en) * | 2022-05-24 | 2023-12-12 | 주식회사 티에스이 | Test apparatus for semiconductor package |
| TWI883581B (en) * | 2023-10-05 | 2025-05-11 | 翌實實業股份有限公司 | Contactless test device and unit test socket |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5739050A (en) * | 1996-01-26 | 1998-04-14 | Micron Technology, Inc. | Method and apparatus for assembling a semiconductor package for testing |
| US20070018300A1 (en) * | 2005-07-07 | 2007-01-25 | Samsung Electronics Co., Ltd. | Apparatus and method for testing a multi-stack integrated circuit package |
| US20110089552A1 (en) * | 2009-10-16 | 2011-04-21 | Park Hyungsang | Integrated circuit packaging system with package-on-package stacking and method of manufacture thereof |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040088855A1 (en) * | 2002-11-11 | 2004-05-13 | Salman Akram | Interposers for chip-scale packages, chip-scale packages including the interposers, test apparatus for effecting wafer-level testing of the chip-scale packages, and methods |
| TWI372254B (en) * | 2008-07-25 | 2012-09-11 | King Yuan Electronics Co Ltd | Chip tester and method for chip test |
| CN103229066A (en) * | 2010-09-28 | 2013-07-31 | 高级查询系统公司 | Wafer testing systems and associated methods of use and manufacture |
| US20130297981A1 (en) * | 2012-05-01 | 2013-11-07 | Qualcomm Incorporated | Low cost high throughput tsv/microbump probe |
| TWI452310B (en) * | 2012-05-03 | 2014-09-11 | Chroma Ate Inc | Test device for stacked wafers |
| US9341671B2 (en) * | 2013-03-14 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing holders for chip unit and die package |
| US9331054B2 (en) * | 2013-03-14 | 2016-05-03 | Mediatek Inc. | Semiconductor package assembly with decoupling capacitor |
-
2014
- 2014-05-21 US US14/284,241 patent/US9423451B2/en not_active Expired - Fee Related
- 2014-05-22 WO PCT/US2014/039084 patent/WO2014197211A1/en not_active Ceased
- 2014-06-03 TW TW103119227A patent/TWI612588B/en not_active IP Right Cessation
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5739050A (en) * | 1996-01-26 | 1998-04-14 | Micron Technology, Inc. | Method and apparatus for assembling a semiconductor package for testing |
| US20070018300A1 (en) * | 2005-07-07 | 2007-01-25 | Samsung Electronics Co., Ltd. | Apparatus and method for testing a multi-stack integrated circuit package |
| US20110089552A1 (en) * | 2009-10-16 | 2011-04-21 | Park Hyungsang | Integrated circuit packaging system with package-on-package stacking and method of manufacture thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201448064A (en) | 2014-12-16 |
| US9423451B2 (en) | 2016-08-23 |
| TWI612588B (en) | 2018-01-21 |
| US20140354324A1 (en) | 2014-12-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101625414B1 (en) | Apparatus for testing a package-on-package semiconductor device and method for testing the same | |
| US7094065B2 (en) | Device for establishing non-permanent electrical connection between an integrated circuit device lead element and a substrate | |
| US9423451B2 (en) | Method and apparatus for testing a semiconductor package having a package on package (PoP) design | |
| TWI680530B (en) | Apparatus for picking up a semiconductor chip | |
| KR101696677B1 (en) | Test carrier | |
| KR101969214B1 (en) | Semiconductor device pick-up module and apparatus testing semiconductor devices having the same | |
| KR100652416B1 (en) | Apparatus and method for testing multi-stack integrated circuit packages | |
| KR101895002B1 (en) | Test socket for semiconductor | |
| KR101105866B1 (en) | Inspection device for multi-stack package | |
| KR102612764B1 (en) | Test apparatus for semiconductor package | |
| CN101251577B (en) | Test equipment for compound testing | |
| KR20160113492A (en) | Flexible composite contact and test Socket using the same | |
| TWI822274B (en) | Test apparatus for semiconductor package | |
| CN101997256A (en) | Needling device of printed circuit board | |
| KR20170119452A (en) | Insert assembly for receiving semiconductor device and test tray including the same | |
| US20150143926A1 (en) | Area-efficient pressure sensing device | |
| KR101099586B1 (en) | Vertical Mount Semiconductor Packages | |
| JP2011112552A (en) | Socket apparatus of semiconductor package and testing apparatus for the semiconductor package | |
| CN107728038A (en) | Utilize the packaging and testing system and method for contact float | |
| EP2284862A1 (en) | System and method for picking and placement of chip dies | |
| KR101561446B1 (en) | Testing carrier and quality determination apparatus | |
| KR100675008B1 (en) | Test Sockets, Test Circuits and Test Methods | |
| KR20100100150A (en) | Apparatus for mounting solderball | |
| CN100362351C (en) | Device for taking and placing electronic element to be tested without suction head | |
| JP7130897B2 (en) | Evaluation socket device and LSI measurement evaluation method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14734608 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 14734608 Country of ref document: EP Kind code of ref document: A1 |