WO2014106429A1 - Dispositif et procédé d'auto-négociation de vitesse sata basé sur une couche physique (phy) de tiers - Google Patents

Dispositif et procédé d'auto-négociation de vitesse sata basé sur une couche physique (phy) de tiers Download PDF

Info

Publication number
WO2014106429A1
WO2014106429A1 PCT/CN2013/089739 CN2013089739W WO2014106429A1 WO 2014106429 A1 WO2014106429 A1 WO 2014106429A1 CN 2013089739 W CN2013089739 W CN 2013089739W WO 2014106429 A1 WO2014106429 A1 WO 2014106429A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
phy
signal
parallel data
bits
Prior art date
Application number
PCT/CN2013/089739
Other languages
English (en)
Chinese (zh)
Inventor
丁强
赵远鸿
张帆
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Publication of WO2014106429A1 publication Critical patent/WO2014106429A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4295—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using an embedded synchronisation

Definitions

  • the present invention relates to the field of computer technologies, and in particular, to a SATA (Serial Advanced Technology Attachment) speed auto-negotiation method and apparatus based on a third-party physical layer protocol (PHY).
  • SATA Serial Advanced Technology Attachment
  • PHY third-party physical layer protocol
  • the SATA controller has the detection capability of the OOB (Out Of Band) signal for the PHY, and can complete the entire hardware initialization according to the timing of the OOB signal, and the hardware initialization must be performed at the rate of the first generation (Genl, Generationl). After the initialization at Genl rate, for the second generation (Gen2, Generation) and above SATA controllers, it is required to complete the rate switching from Genl to Gen2, so that the controller can enter the higher rate mode that can be supported.
  • OOB Out Of Band
  • the parallel data recovered by the PHY usually has a 50% probability of byte shifting, that is, the data is not aligned.
  • the byte shift of the OOB signal may cause the OOB signal detection to fail, or
  • the controller internally detects the OOB signal only with low or high level detection, and the rate negotiation signal does not match. This may cause the controller to fail to enter low power consumption when switching the low power mode.
  • the present invention provides a SATA speed auto-negotiation method and apparatus based on a third-party PHY.
  • the embodiment of the invention provides a SATA speed auto-negotiation method based on a third-party PHY.
  • a SATA speed auto-negotiation method based on a third-party PHY.
  • the OOB signal is sent to the SATA controller
  • the SATA controller After the SATA controller recognizes the OOB signal, it receives a speed selection signal sent by the SATA controller, and sends the speed selection signal to the PHY.
  • Receiving parallel data recovered by the PHY, and performing byte alignment on the parallel data includes: determining whether the SATA controller can detect a lower K code in the parallel data; if the K code is at a high level, switching to a word
  • the logic of the section shift splicing the upper bits of the parallel data and the lower bits of the next data.
  • Receiving the parallel data recovered by the PHY, and performing byte alignment on the parallel data includes: taking the first eight bits of data of the start end of the parallel data, and determining whether the first eight bits of data are K codes;
  • the first eight bits of data are K codes
  • the eight-bit data is the K code; cyclically executing until the K code is detected; and the data after detecting the K code continues to fetch and detect the parallel data in groups of eight bits until Align each byte of the parallel data.
  • the method further includes: initializing the OOB signal, and shaking hands with the SATA controller;
  • Receiving the speed selection signal sent by the SATA controller, and sending the speed selection signal to the PHY includes: Receiving a speed selection signal sent by the SATA controller;
  • the speed selection signal is directly transmitted to the PHY.
  • the method further includes:
  • the speed selection signal is processed into a speed configuration signal that matches the PHY frequency-divided signal.
  • the embodiment of the invention further provides a SATA speed auto-negotiation device based on a third-party PHY, including:
  • a data alignment module configured to receive parallel data recovered by the PHY, and byte aligned the parallel data
  • a logic detection module configured to detect whether the aligned parallel data includes an out-of-band data OOB signal; when the aligned parallel data includes an OOB signal, send the OOB signal to a SATA controller;
  • a rate reconfiguration module configured to: after the SATA controller recognizes the OOB signal, receive a speed selection signal sent by the SATA controller, and send the speed selection signal to the PHY.
  • the data alignment module is further configured to:
  • Determining whether the SATA controller is capable of detecting a K code or a D code in the parallel data if the K code is at a high level, switching to a byte shift logic, lowering a high bit of the parallel data and a lower bit of a next data Splicing.
  • the data alignment module is further configured to:
  • first eight bits of data are K codes
  • the logic detection module is further configured to:
  • the low power state is switched to the normal working state.
  • the rate reconfiguration module is further configured to:
  • the speed selection signal is processed into a speed configuration signal that matches the ⁇ frequency-divided signal.
  • the embodiment of the invention further provides a computer storage medium, the computer storage medium comprising a set of instructions, when executing the instruction, causing at least one processor to perform the third-party-based SATA speed auto-negotiation method.
  • the embodiment of the present invention performs byte alignment on the parallel data by receiving parallel data recovered by the PHY; detecting whether the aligned parallel data contains an OOB signal; if yes, sending the OOB signal to the SATA controller; After the SATA controller recognizes the OOB signal, receiving a speed selection signal sent by the SATA controller, and transmitting the speed selection signal to the PHY, having parallel data for restoring misalignment and enabling
  • the successful completion of the PHY rate switching has effectively solved the problem of connection failure caused by data misalignment or failure of low power mode switching.
  • FIG. 1 is a schematic flow chart of an embodiment of a SATA speed auto-negotiation method based on a third-party PHY according to the present invention
  • FIG. 2 is a schematic structural diagram of an embodiment of a SATA speed auto-negotiation apparatus based on a third-party PHY according to the present invention
  • FIG. 3 is a schematic diagram showing the internal structure of a SATA speed auto-negotiation device based on an Altera PHY according to the present invention.
  • FIG. 1 is a schematic flowchart of a third-party PHY-based SATA speed auto-negotiation method according to an embodiment of the present invention.
  • the SATA speed auto-negotiation method based on a third-party PHY in the embodiment of the present invention includes the following steps:
  • Step S01 Receive parallel data recovered by the PHY, and perform byte alignment on the parallel data.
  • the PHY recovers the parallel data of the received SATA controller, data misalignment usually occurs.
  • the position of the K code and the D code will be placed in the high or low position that the SATA controller cannot recognize, so whether the SATA controller can detect the K code or the D code in the parallel data. Determining whether there is a high or low misalignment in the parallel data;
  • the SATA controller cannot detect the low-order K code in the parallel data, that is, if the SATA controller detects When it is detected that the K code is at the high level, it switches to the byte shift logic, and splicing the parallel data, that is, the upper bits of the current data and the lower bits of the next data.
  • the align primitives in the recovered ⁇ signal should be: 4abc, 7b4a, 4abc, 7b4a, 4abc, 7b4a, and the PHY recovered parallel data appears: bc7b, 4a4a, bc7b,
  • the data of 4a4a and bc7b indicates that the parallel data recovered by the PHY appears to be combined with the lower eight bits of the previous data and the upper eight bits of the latter data into new data when aligned, which results in all the subsequent align data.
  • the above-mentioned misalignment occurs in the data.
  • For parallel data with only high and low bits it is only necessary to combine the lower bits of the previous data with the high bits of the latter data to form new parallel data, and put the K code or D code in the appropriate position;
  • the alignment is adopted: taking the first eight bits of data of the parallel data start end, determining whether the first eight bits of data are K codes; if not, then the first eight Combining the upper seven bits of data in the bit data with the lower one bit data of the next parallel data to form new eight bits of data, again determining whether the new eight bit data is the K code; performing the loop until the detected Said K code; the data after detecting the K code is continued to fetch and detect the parallel data in groups of eight bits until the respective bytes of the parallel data are aligned.
  • the data is recursively detected according to the bit (bit), and the first 8 bits of data are taken to determine whether it is a K code. If it is not a K code, the upper 7 bits of the number are combined with the next bit to form a new one.
  • the 8 bit data again determine whether it is a K code, and so on, until the K code appears, indicating that the edge of the byte is detected, and the subsequent data continues to be detected according to the 8-bit fetch; if non-alignment occurs, then follow this
  • the rules are processed to ensure byte alignment of the parallel data.
  • Step S02 detecting whether the aligned parallel data contains an OOB signal; if yes, executing step S03; if not, returning to step S02;
  • Step S03 Send the OOB signal to the SATA controller.
  • the aligned parallel data contains the OOB signal; if not, then continue to check If yes, the OOB signal is initialized, and the SATA controller is handshaked; after the handshake is successful, when the OOB signal is received again, the low power consumption state is switched to the normal working state.
  • the K28.5 code is extracted from the OOB signal as the COMMA signal output of the SATA controller; since the OOB signal is the K code series, if it is the OOB signal, A regular pulse signal according to the SATA protocol is generated, and after the pulse signal is transmitted to the SATA controller, it can be recognized as an OOB signal by the SATA controller.
  • the valid signal in the parallel data is meaningless at the beginning of the OOB signal initialization.
  • the valid signal in the parallel data and the SATA controller are only handshaking, and the handshake is successful, and The valid OOB signal is used after the OOB signal is initialized. Therefore, the final stage of the OOB signal is detected.
  • the data after the aligned parallel data is always valid. of.
  • the OOB signal interaction is to shake hands with the SATA controller; after the handshake is successful, when the OOB signal appears again, the low power state is switched to the normal working state. In normal operation, the OOB signal is sent to the SATA controller.
  • Step S04 After identifying the OOB signal, the SATA controller receives a speed selection signal sent by the SATA controller, and sends the speed selection signal to the PHY.
  • the OOB signal is a K code series
  • a regular pulse signal according to the SATA protocol is generated, and after the pulse signal is transmitted to the SATA controller, it can be recognized as an OOB signal by the SATA controller;
  • the SATA controller selects a signal according to the speed of the OOB signal, and when there is a frequency-divided signal matching the speed selection signal in the PHY, directly transmitting the speed selection signal to the PHY; when the PHY When there is no frequency-divided signal matching the speed selection signal, the speed selection signal is processed into a speed configuration signal that matches the PHY frequency-divided signal.
  • the PHY needs to match the speed of the SATA controller according to the speed selection signal sent by the SATA controller, and the SATA controller issues a speed level negotiated with the PHY, and selects a signal with the speed. Indicated to the PHY.
  • the speed selection signal is lbit
  • output 0 indicates that the PHY is required to operate in the Genl speed mode
  • output 1 indicates that the PHY is required to operate in the Gen2 speed mode
  • the rate reconfiguration module corresponding to the reconfiguration step in the SATA speed auto-negotiation method of the third-party PHY reconfigures the internal frequency division coefficient, and processes the speed selection signal of the SATA controller as the corresponding reconfiguration module of the PHY. Input, reconfigures the internal partial frequency of the PHY to match the rate required by the SATA controller.
  • the parallel data is received by the PHY, and the parallel data is byte aligned; detecting whether the aligned parallel data includes an OOB signal; if yes, sending the OOB signal to the SATA controller; After the SATA controller recognizes the OOB signal, receiving a speed selection signal sent by the SATA controller, and transmitting the speed selection signal to the PHY, has parallel data that can be restored and misaligned
  • the beneficial effects of PHY rate switching are completed, which effectively solves the problem of connection failure caused by data misalignment or failure of low power mode switching.
  • FIG. 2 is a schematic structural diagram of an SATA speed auto-negotiation apparatus based on a third-party PHY according to the present invention.
  • the SATA speed auto-negotiation apparatus based on the third-party PHY in the embodiment of the present invention includes: a data alignment module. 01. Logic detection module 02 and rate reconfiguration module 03.
  • FIG. 3 is a schematic diagram showing the internal structure of a SATA speed auto-negotiation device based on a third-party PHY according to an embodiment of the present invention.
  • the method for the SATA speed auto-negotiation device based on the third-party PHY is: performing byte alignment on the parallel data by receiving parallel data recovered by the PHY; detecting the aligned Whether the parallel data includes an out-of-band data OOB signal; if yes, sending the OOB signal to a SATA controller; after the SATA controller identifies the OOB signal, receiving a speed selection sent by the SATA controller signal, And transmitting the speed selection signal to the PHY.
  • the signal sent by the SATA speed auto-negotiation device of the third-party PHY to the SATA controller may include: a received data signal, an OOB detection indication signal, a K-code detection signal, and a received data valid signal.
  • the operation of the data alignment module 01, the logic detection module 02, and the rate reconfiguration module 03 in the SATA speed auto-negotiation device based on the third-party PHY will be further described below.
  • the data alignment module 01 is configured to receive parallel data recovered by the PHY, and byte aligned the parallel data.
  • the data alignment module 01 can detect the K code in the parallel data according to the SATA controller. Or the D code to determine whether there is a high or low misalignment in the parallel data;
  • the SATA controller does not detect the lower K code in the parallel data, that is, if it detects that the K code is at the high level, the data alignment module 01 switches to the byte shift logic, and the parallel data is the current data. The high bit is spliced with the lower bits of the next data.
  • the consecutive align primitives in the OOB signal recovered from the PHY should be: 4abc, 7b4a, 4abc, 7b4a, 4abc, 7b4a, and the parallel data of the PHY recovery appears: bc7b, 4a4a, bc7b, 4a4a, bc7b
  • the data indicates that the parallel data recovered by the PHY appears in the alignment when the lower eight bits of the previous data and the upper eight bits of the latter data are combined into new data, which causes all the data following the continuous align data to appear.
  • the data alignment module 01 For parallel data with only high and low bits, the data alignment module 01 only needs to combine the lower bits of the previous data with the upper bits of the latter data to form new parallel data, and place the K code or D code in the appropriate position; For the relatively disordered bit-unaligned data, the data alignment module 01 adopts an alignment manner: taking the first eight bits of data of the parallel data start end, and determining that the first eight bits of data are N is a K code; if not, combining the upper seven bits of the first eight bits of data with the lower one bit of the next parallel data to form new eight bits of data, again determining the new eight bits of data Whether it is the weight; cyclically executing until the weight is detected; and the data after detecting the weight continues to fetch and detect the parallel data in groups of eight bits until the Alignment of each byte of parallel data.
  • the data alignment module 01 performs recursive detection on the data according to the bit, and takes the first 8 bits of data at the beginning to determine whether it is a K code. If it is not a K code, the upper 7 bits of the number are combined with the next bit to form The new 8-bit data, again judge whether it is a K code, and so on, until the K code appears, it means that the edge of the byte is detected, and the subsequent data continues to be detected according to the 8-bit fetch; if non-alignment occurs, then follow This rule is processed to ensure byte alignment of parallel data.
  • the logic detection module 02 is configured to detect whether the aligned parallel data includes an OOB signal; if yes, send the OOB signal to the SATA controller.
  • the logic detecting module 02 detects whether the parallel data of the data alignment module 01 is aligned with the OOB signal; if not, continues to detect; if yes, initializes the OOB signal, and performs handshake with the SATA controller; after the handshake is successful When the OOB signal is received again, the low power consumption state is switched to the normal working state.
  • the logic detection module 02 detects that the aligned parallel data contains the OOB signal
  • the K28.5 code is extracted from the OOB signal as the COMMA signal output of the SATA controller; since the OOB signal is the K code series, if it is OOB The signal, there will be a regular pulse signal according to the SATA protocol. After transmitting the pulse signal to the SATA controller, it can be recognized by the SATA controller as an OOB signal.
  • the valid signal in the parallel data is meaningless at the beginning of the OOB signal initialization.
  • the valid signal in the parallel data and the SATA controller are only handshaking, and the handshake is successful and A valid OOB is used after the OOB signal is initialized.
  • the signal in this way, the logic detection module 02 detects the final stage D10.2 of the OOB signal. When D10.2 is detected, the data following the aligned parallel data is always valid.
  • the logic detection module 02 performs OOB signal interaction for handshake with the SATA controller. After the handshake is successful, when the OOB signal occurs again, the logic detection module 02 switches the low power consumption state to the normal working state. In normal operation, the logic detection module 02 sends an OOB signal to the SATA controller.
  • the rate reconfiguration module 03 is configured to receive a speed selection signal sent by the SATA controller after the SATA controller recognizes the OOB signal, and send the speed selection signal to the PHY.
  • the OOB signal is a K code series
  • the rate reconfiguration module 03 can transmit the pulse signal to the SATA controller, and then can be recognized by the SATA controller.
  • the PHY needs to match the speed of the SATA controller according to the speed selection signal sent by the SATA controller.
  • the SATA controller issues a speed level negotiated with the PHY and indicates to the PHY with a speed selection signal.
  • the speed selection signal is lbit
  • output 0 indicates that the PHY is required to operate in the Genl speed mode
  • output 1 indicates that the PHY is required to operate in the Gen2 speed mode
  • the PHY needs to pass the rate reconfiguration module.
  • the internal partial frequency is reconfigured to achieve a rate that matches the SATA controller requirements.
  • the data alignment module 01, the logic detection module 02, and the rate reconfiguration module 03 can It is implemented by a central processing unit (CPU) in a SATA speed auto-negotiation device based on a third-party PHY, a digital signal processor (DSP), or a Field-Programmable Gate Array (FPGA). .
  • CPU central processing unit
  • DSP digital signal processor
  • FPGA Field-Programmable Gate Array
  • the parallel data is received by the PHY, and the parallel data is byte aligned; detecting whether the aligned parallel data includes an OOB signal; if yes, sending the OOB signal to the SATA controller; After the SATA controller recognizes the OOB signal, receiving a speed selection signal sent by the SATA controller, and transmitting the speed selection signal to the PHY, having parallel data for restoring misalignment and successfully completing the PHY.
  • embodiments of the present invention can be provided as a method, system, or computer program product. Accordingly, the present invention can take the form of a hardware embodiment, a software embodiment, or a combination of software and hardware aspects. Moreover, the invention can take the form of a computer program product embodied on one or more computer usable storage media (including but not limited to disk storage and optical storage, etc.) including computer usable program code.
  • the computer program instructions can also be stored in a computer readable memory that can direct a computer or other programmable data processing device to operate in a particular manner, such that stored in the computer readable memory
  • the instructions in the reservoir produce an article of manufacture comprising an instruction device that implements the functions specified in one or more blocks of the flow or in a flow or block diagram of the flowchart.
  • These computer program instructions can also be loaded onto a computer or other programmable data processing device such that a series of operational steps are performed on a computer or other programmable device to produce computer-implemented processing for execution on a computer or other programmable device.
  • the instructions provide steps for implementing the functions specified in one or more of the flow or in a block or blocks of a flow diagram.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

L'invention concerne un dispositif et un procédé d'auto-négociation de vitesse SATA basé sur une couche physique (PHY) de tiers et un support de stockage informatique. Le procédé consiste à recevoir des données parallèles récupérées par une PHY et à effectuer un alignement d'octets sur les données parallèles conformément à des codes K ; détecter si les données parallèles alignées contiennent des signaux hors bande (OOB); si les données parallèles alignées contiennent des signaux OOB, envoyer les signaux OOB à un contrôleur SATA; une fois que le contrôleur SATA a identifié les signaux OOB, recevoir des signaux de sélection de vitesse envoyés par le contrôleur SATA, et envoyer les signaux de sélection de vitesse à PHY .
PCT/CN2013/089739 2013-01-04 2013-12-17 Dispositif et procédé d'auto-négociation de vitesse sata basé sur une couche physique (phy) de tiers WO2014106429A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201310001430.0A CN103914420B (zh) 2013-01-04 2013-01-04 基于第三方phy的sata速度自协商方法及装置
CN201310001430.0 2013-01-04

Publications (1)

Publication Number Publication Date
WO2014106429A1 true WO2014106429A1 (fr) 2014-07-10

Family

ID=51040116

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2013/089739 WO2014106429A1 (fr) 2013-01-04 2013-12-17 Dispositif et procédé d'auto-négociation de vitesse sata basé sur une couche physique (phy) de tiers

Country Status (2)

Country Link
CN (1) CN103914420B (fr)
WO (1) WO2014106429A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104333388A (zh) * 2014-12-01 2015-02-04 山东华芯半导体有限公司 串行通信协议控制器及字符重对齐电路、8b10b解码器
CN104467865B (zh) * 2014-12-01 2018-08-03 山东华芯半导体有限公司 串行通信协议控制器、字节拆分电路及8b10b编码器

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101599004A (zh) * 2009-07-10 2009-12-09 中国科学院光电技术研究所 基于fpga的sata控制器
CN101627376A (zh) * 2006-10-05 2010-01-13 Lsi公司 用于需sas扩展器的改进的sata设备交互的装置和方法
US20100296815A1 (en) * 2009-05-22 2010-11-25 Lsi Corporation Methods and apparatus for interconnecting sas devices using either electrical or optical transceivers

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7774424B1 (en) * 2005-09-02 2010-08-10 Pmc-Sierra, Inc. Method of rate snooping in a SAS/SATA environment
CN102566941B (zh) * 2011-12-22 2014-12-10 深圳市安云信息科技有限公司 一种sas硬盘扩展器识别sata硬盘的方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101627376A (zh) * 2006-10-05 2010-01-13 Lsi公司 用于需sas扩展器的改进的sata设备交互的装置和方法
US20100296815A1 (en) * 2009-05-22 2010-11-25 Lsi Corporation Methods and apparatus for interconnecting sas devices using either electrical or optical transceivers
CN101599004A (zh) * 2009-07-10 2009-12-09 中国科学院光电技术研究所 基于fpga的sata控制器

Also Published As

Publication number Publication date
CN103914420A (zh) 2014-07-09
CN103914420B (zh) 2016-12-28

Similar Documents

Publication Publication Date Title
EP2057550B1 (fr) Filtrage de bruit de signal dans une interface série
CN101989248A (zh) 一种usb设备和usb设备重启的方法
TWI401930B (zh) 接收器與接收方法
US10181975B2 (en) Override subsystems for rapid recovery from serial-link errors
US10609741B2 (en) Multi-gigabit wireless tunneling system
CN107592250B (zh) 基于航空fc总线多速率自适应测试设备
US20190266122A1 (en) Multilane heterogenuous serial bus
CA2517426C (fr) Preemption de trafic de priorite elevee sur un trafic de priorite elevee
WO2014106429A1 (fr) Dispositif et procédé d'auto-négociation de vitesse sata basé sur une couche physique (phy) de tiers
TWI477974B (zh) 電子裝置及降低電子裝置功耗之方法
JP2017532627A (ja) シリアルサイドバンド信号伝達リンク
US20140244874A1 (en) Restoring stability to an unstable bus
CN107066418A (zh) 一种基于fpga的sata协议上电初始化控制方法及控制器
US8650430B2 (en) Enabling a peripheral device to transmit a request for interrupt processing to a host when no clock signal is output from the host device
KR102428450B1 (ko) 호스트 컨트롤러, 보안 요소 및 직렬 주변기기 인터페이스 통신 시스템
US8499194B2 (en) Information handling system forced action communicated over an optical interface
JP6903645B2 (ja) 通信装置、通信方法、プログラム、および、通信システム
KR20090009512A (ko) Ｓａｔａ 전자 장치 및 상기 ｓａｔａ 전자 장치의 테스트방법
US20190207744A1 (en) System, Apparatus And Method For Low Overhead Communication Encoding
US20150301879A1 (en) Semiconductor device having a serial communication circuit for a host unit
US8943365B2 (en) Computer program product for handling communication link problems between a first communication means and a second communication means
JP4977324B2 (ja) バスシステム、バス接続機器、及び、リセット方法
CN111182514B (zh) 一种实现管脚分时复用方法、装置、设备和介质
US8464099B2 (en) Information handling system forced action communicated over an optical interface
WO2016112646A1 (fr) Procédé de délimitation de flux de données, dispositif et support de stockage informatique

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13869889

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13869889

Country of ref document: EP

Kind code of ref document: A1