WO2014106331A1 - Circuit board with buried resistor - Google Patents

Circuit board with buried resistor Download PDF

Info

Publication number
WO2014106331A1
WO2014106331A1 PCT/CN2013/070065 CN2013070065W WO2014106331A1 WO 2014106331 A1 WO2014106331 A1 WO 2014106331A1 CN 2013070065 W CN2013070065 W CN 2013070065W WO 2014106331 A1 WO2014106331 A1 WO 2014106331A1
Authority
WO
WIPO (PCT)
Prior art keywords
resistance
electrode
circuit board
width
resistance region
Prior art date
Application number
PCT/CN2013/070065
Other languages
French (fr)
Chinese (zh)
Inventor
温耀隆
Original Assignee
上海卓凯电子科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 上海卓凯电子科技有限公司 filed Critical 上海卓凯电子科技有限公司
Priority to PCT/CN2013/070065 priority Critical patent/WO2014106331A1/en
Publication of WO2014106331A1 publication Critical patent/WO2014106331A1/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/16Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/167Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01CRESISTORS
    • H01C1/00Details
    • H01C1/14Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors
    • H01C1/144Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors the terminals or tapping points being welded or soldered
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01CRESISTORS
    • H01C1/00Details
    • H01C1/14Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors
    • H01C1/148Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors the terminals embracing or surrounding the resistive element
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01CRESISTORS
    • H01C7/00Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/003Thick film resistors

Definitions

  • the present invention relates to the field of circuit board technologies, and in particular, to a circuit board having a buried resistor.
  • circuit boards mainly uses surface mounted technology (SMT) or plug-in technology to integrate electronic components such as resistors into printed circuit boards, but this method is prone to impedance, causing signal crosstalk, and cannot be satisfied.
  • SMT surface mounted technology
  • plug-in technology to integrate electronic components such as resistors into printed circuit boards
  • the main technical problem to be solved by the present invention is to provide a circuit board having a built-in resistor, which can reduce signal crosstalk and meet increasingly stringent thin and light requirements of products.
  • the present invention provides a circuit board having a buried resistor, comprising an insulating substrate, at least one pair of electrodes, and a resistive layer.
  • the at least one pair of electrodes are disposed on a surface of the insulating substrate, and each pair of electrodes includes a first electrode and a second electrode.
  • the first electrode includes a first body and a first grill connected to the first body.
  • the second electrode is opposite to and spaced apart from the first electrode, and the second electrode includes a second body and a second grill connected to the second body.
  • the resistive layer is formed on the insulating substrate between the first body, the second body, the first grill and the second grill.
  • the first grille and the second grille are both rectangular, and the first grille is integrally formed by the first body toward the second electrode, and the second grille is formed by the second body. Formed integrally with the first electrode.
  • the resistance layer includes a first resistance region, a second resistance region, and a third resistance region.
  • the width of the first resistance region is equal to the width of the first grid, and the length of the first resistor region is the distance between the first grid and the second body.
  • the width of the second resistive region is the difference between the width of the first body and the width of the first grille and the second grille, and the length of the second resistor region is the first body and the The spacing of the second body.
  • the width of the third resistance region is equal to the width of the second grid, and the length of the third resistor region is the distance between the second grid and the first body.
  • the resistance values of the first resistance region, the second resistance region, and the third resistance region are both equal to a product of a resistivity of the resistance region and a quotient of a length and a width of the resistance region.
  • the reciprocal of the resistance of the resistance layer is a reciprocal of the resistance of the first resistance region, a reciprocal of the resistance of the second resistance region, and a reciprocal of the resistance of the third resistance region.
  • the resistive layer is a carbon ink layer.
  • the soldering point of the component is reduced, the stability of the component after assembly is improved, the signal crosstalk is reduced, and the increasingly strict thin and light requirements of the product are satisfied.
  • FIG. 1 is a schematic structural view of a circuit board having a buried resistor according to an embodiment of the present invention.
  • the circuit board 10 includes an insulating substrate 11, at least a pair of electrodes 12, and a resistance layer 13. Each pair of electrodes 12 is formed on the surface of the insulating substrate 11. Each pair of electrodes 12 includes a first electrode 120 and a second electrode 121.
  • the first electrode 120 includes a first body 120a and a first grill 120b connected to the first body 120a.
  • the second electrode 121 is opposite to and spaced apart from the first electrode 120.
  • the second electrode 121 includes a second body 121a and a second grill 121b connected to the second body 121a.
  • the resistive layer 13 is formed on the first body 120a, the second body 121a, and the insulating substrate 11 between the first grill 120b and the second grill 121b.
  • the first body 120a, the second body 121a, the first grill 120b and the second grill 121b are both rectangular, and the first grill 120b is formed by the first body 120a extending toward the second electrode 121, and the second The grille 121b is integrally formed by the second body 121a toward the first electrode 120. That is, the first grille 120b and the second grille 121b are located between the first body 120a and the second body 121a.
  • the gate 120b and the second barrier 121b can prevent breakage of the resistive layer 13 by manual or mechanical scratching during processing.
  • the resistance layer 13 includes a first resistance region 130, a second resistance region 131, and a third resistance region 132.
  • the first resistance region 130, the second resistance region 131 and the third resistance region 132 are all rectangular, and the width of the first resistance region 130 is equal to the width of the first gate 120b, and the length of the first resistance region 130 is the first protection.
  • the width of the second resistor region 131 is the difference between the width of the first body 120a and the width of the first grill 120b and the second grill 121b.
  • the length of the second resistor region 131 is the first body 120a and the second body 121a. Pitch.
  • the width of the third resistance region 132 is equal to the width of the second barrier 121b, and the length of the third resistance region 132 is the distance between the second barrier 121b and the first body 120a.
  • the material of the resistive layer 13 is a carbon ink.
  • the resistivity of the resistive layer 13 is p
  • the width of the first electrode 120 and the first electrode 121 are both C
  • the distance between the first body 120a and the second body 121a is B
  • first The length of the grill 120b is El
  • the width of the first grill 120b is F1
  • the length of the second grill 121b is E2
  • the width of the second grill 121b is F2
  • the width of the first resistor 130 is F1.
  • a resistor region has a length of B-E1.
  • the second resistance region 131 has a width of C-F1-F2, and the second resistance region 131 has a length B.
  • the width of the third resistance region 132 is F2, and the width of the third resistance region 132 is B-E2.
  • the reciprocal of the resistance of the resistive layer 13 is the reciprocal of the resistance of the first resistive region 130, the reciprocal of the resistance of the second resistive region 131, and the reciprocal of the resistance of the third resistive region 132,
  • the calculation formula of the resistance value r of the resistance layer 13 is as follows:
  • the material of the resistive layer 13 is carbon ink
  • the resistance value rl 20 ohm of the first resistance region 130
  • the resistance value r2 45 ohm of the second resistance region 131
  • the resistance value r3 60 ohm of the third resistance region 132

Abstract

Provided is a circuit board (10) with a buried resistor. The circuit board (10) comprises an insulation substrate (11), at least one pair of electrodes (12) and a resistance layer (13). The at least one pair of electrodes (12) are arranged on the surface of the insulation substrate (11), and each pair of electrodes (12) comprise a first electrode (120) and a second electrode (121). The first electrode (120) comprises a first body (120a) and a first guard fence (120b) connected to the first body (120a). The second electrode (121) is arranged opposite to and separated from the first electrode (120), and the second electrode (121) comprises a second body (121a) and a second guard fence (121b) connected to the second body (121a). The resistance layer (13) is formed on the insulation substrate (11) among the first body (120a), the second body (121a), the first guard fence (120b) and the second guard fence (121b). The circuit board (10) with a buried resistor buries the resistor in the circuit board (10). Compared with a circuit board manufactured using surface mounting technology (SMT), the welding points of components are reduced, the stability of assembled components is improved, the signal crosstalk is reduced, and the increasingly strict requirements for light and thin products are met.

Description

具有内埋式电阻的电路板  Circuit board with built-in resistor
技术领域  Technical field
本发明涉及电路板技术领域, 特别涉及一种具有内埋式电阻的电路板。  The present invention relates to the field of circuit board technologies, and in particular, to a circuit board having a buried resistor.
背景技术 Background technique
由于市场上消费性电子产品例如手机、 笔记本电脑、 数字相机及游戏机 的需求大幅提高, 且轻薄、 高频及多功能已成为电子产品的发展趋势。 为了 使电子产品更加轻薄, 功能性好, 电子产品的集成度越来越高, 在电路板上 通常需要整合更多的电子元件, 例如电阻、 电容等。  As the demand for consumer electronic products such as mobile phones, notebook computers, digital cameras and game consoles in the market has increased significantly, thin, high frequency and versatility have become trends in electronic products. In order to make electronic products thinner, more functional, and more integrated with electronic products, it is often necessary to integrate more electronic components such as resistors and capacitors on the board.
目前, 电路板的制造方面主要利用表面贴装技术 ( surface mounted technology, SMT )或插装工艺将电阻等电子元件整合到印刷电路板中, 但 此方法容易产生阻抗,造成信号串扰,且不能满足产品日益严格的轻薄要求。  At present, the manufacturing of circuit boards mainly uses surface mounted technology (SMT) or plug-in technology to integrate electronic components such as resistors into printed circuit boards, but this method is prone to impedance, causing signal crosstalk, and cannot be satisfied. The increasingly stringent requirements of thin and light products.
因此, 有必要提供改进的技术方案以克服现有技术中存在的以上技术问 题。  Therefore, it is necessary to provide an improved technical solution to overcome the above technical problems existing in the prior art.
发明内容 Summary of the invention
本发明要解决的主要技术问题是提供一种具有内埋式电阻的电路板, 其 可以减少信号串扰, 满足产品日益严格的轻薄要求。  The main technical problem to be solved by the present invention is to provide a circuit board having a built-in resistor, which can reduce signal crosstalk and meet increasingly stringent thin and light requirements of products.
为解决上述技术问题, 本发明提供了一种具有内埋式电阻的电路板, 其 包括绝缘基板、 至少一对电极及电阻层。 所述至少一对电极设于所述绝缘基 板的表面, 且各对电极包括第一电极及第二电极。 所述第一电极包括第一本 体及与第一本体相连的第一护栅。 所述第二电极与所述第一电极相对且间隔 设置, 且所述第二电极包括第二本体及与所述第二本体相连的第二护栅。 所 述电阻层形成于第一本体、 第二本体、 第一护栅和第二护栅之间的绝缘基板 上。  In order to solve the above technical problems, the present invention provides a circuit board having a buried resistor, comprising an insulating substrate, at least one pair of electrodes, and a resistive layer. The at least one pair of electrodes are disposed on a surface of the insulating substrate, and each pair of electrodes includes a first electrode and a second electrode. The first electrode includes a first body and a first grill connected to the first body. The second electrode is opposite to and spaced apart from the first electrode, and the second electrode includes a second body and a second grill connected to the second body. The resistive layer is formed on the insulating substrate between the first body, the second body, the first grill and the second grill.
根据本发明的一个实施例, 所述第一护栅与所述第二护栅均为矩形, 且 第一护栅由第一本体向第二电极一体延伸形成, 第二护栅由第二本体向第一 电极一体延伸形成。 根据本发明的一个实施例, 所述电阻层包括第一电阻区、 第二电阻区及 第三电阻区。 所述第一电阻区的宽度与所述第一护栅的宽度相等, 所述第一 电阻区的长度为所述第一护栅与所述第二本体的间距。 所述第二电阻区的宽 度为所述第一本体的宽度与所述第一护栅及第二护栅的宽度和的差值, 所述 第二电阻区的长度为所述第一本体与所述第二本体的间距。 所述第三电阻区 的宽度与所述第二护栅的宽度相等, 所述第三电阻区的长度为所述第二护栅 与所述第一本体的间距。 According to an embodiment of the present invention, the first grille and the second grille are both rectangular, and the first grille is integrally formed by the first body toward the second electrode, and the second grille is formed by the second body. Formed integrally with the first electrode. According to an embodiment of the invention, the resistance layer includes a first resistance region, a second resistance region, and a third resistance region. The width of the first resistance region is equal to the width of the first grid, and the length of the first resistor region is the distance between the first grid and the second body. The width of the second resistive region is the difference between the width of the first body and the width of the first grille and the second grille, and the length of the second resistor region is the first body and the The spacing of the second body. The width of the third resistance region is equal to the width of the second grid, and the length of the third resistor region is the distance between the second grid and the first body.
根据本发明的一个实施例, 所述第一电阻区、 第二电阻区及第三电阻区 的阻值均等于该电阻区的电阻率与该电阻区的长度和宽度之商的乘积。  According to an embodiment of the invention, the resistance values of the first resistance region, the second resistance region, and the third resistance region are both equal to a product of a resistivity of the resistance region and a quotient of a length and a width of the resistance region.
根据本发明的一个实施例, 所述电阻层的阻值的倒数为所述第一电阻区 阻值的倒数、 所述第二电阻区阻值的倒数及所述第三电阻区阻值的倒数之 和。  According to an embodiment of the present invention, the reciprocal of the resistance of the resistance layer is a reciprocal of the resistance of the first resistance region, a reciprocal of the resistance of the second resistance region, and a reciprocal of the resistance of the third resistance region. Sum.
根据本发明的一个实施例, 所述电阻层为碳墨层。 技术制造的电路板相比, 减少了元器件的焊接点, 提高了元器件组装后的稳 定性. 减少了信号串扰, 且满足了产品日益严格的轻薄要求。  According to an embodiment of the invention, the resistive layer is a carbon ink layer. Compared with the circuit board manufactured by technology, the soldering point of the component is reduced, the stability of the component after assembly is improved, the signal crosstalk is reduced, and the increasingly strict thin and light requirements of the product are satisfied.
上述说明仅是本发明技术方案的概述, 为了能够更清楚了解本发明的技 术手段, 而可依照说明书的内容予以实施, 并且为了让本发明的上述和其它 特征和优点能够更明显易懂, 以下特举实施例, 并配合附图,详细说明如下。  The above description is only an overview of the technical solutions of the present invention, and the present invention can be implemented in accordance with the contents of the specification, and the above and other features and advantages of the present invention can be more clearly understood. The specific embodiments are described in detail below with reference to the accompanying drawings.
附图概述 BRIEF abstract
图 1为本发明一实施例的具有内埋式电阻的电路板的结构示意图。  1 is a schematic structural view of a circuit board having a buried resistor according to an embodiment of the present invention.
本发明的较佳实施方式 Preferred embodiment of the invention
下面将结合本发明中的附图, 对本发明中的技术方案进行清楚、 完整地 描述, 显然, 所描述的实施例仅仅是本发明的一部分实施例, 而不是全部的 实施例。 基于本发明中的实施例, 本领域普通技术人员在没有做出创造性劳 动前提下所获得的所有其他实施例, 都属于本发明保护的范围。  The technical solutions in the present invention will be clearly and completely described in the following with reference to the accompanying drawings in the drawings. It is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments of the present invention without creative efforts are within the scope of the present invention.
图 1为本发明一实施例的具有内埋式电阻的电路板的结构示意图。 如图 1所示, 电路板 10包括绝缘基板 11、 至少一对电极 12及电阻层 13。 各对电 极 12形成于绝缘基板 11的表面。 各对电极 12均包括第一电极 120及第二 电极 121。 第一电极 120包括第一本体 120a及与第一本体 120a相连的第一 护栅 120b。 第二电极 121与第一电极 120相对且间隔设置, 第二电极 121包 括第二本体 121a及与第二本体 121a相连的第二护栅 121b。 电阻层 13形成 于第一本体 120a、第二本体 121a,第一护栅 120b及第二护栅 121b之间的绝 缘基板 11上。 其中, 第一本体 120a、 第二本体 121a、 第一护栅 120b与第二 护栅 121b均为矩形, 且第一护栅 120b由第一本体 120a向第二电极 121— 体延伸形成,第二护栅 121b由第二本体 121a向第一电极 120一体延伸形成, 也就是说, 第一护栅 120b和第二护栅 121b位于第一本体 120a与第二本体 121a之间, 如此, 第一护栅 120b及第二护栅 121b可以防止在加工过程中电 阻层 13受人工或机械刮擦而造成的断裂。 1 is a schematic structural view of a circuit board having a buried resistor according to an embodiment of the present invention. As shown As shown in FIG. 1, the circuit board 10 includes an insulating substrate 11, at least a pair of electrodes 12, and a resistance layer 13. Each pair of electrodes 12 is formed on the surface of the insulating substrate 11. Each pair of electrodes 12 includes a first electrode 120 and a second electrode 121. The first electrode 120 includes a first body 120a and a first grill 120b connected to the first body 120a. The second electrode 121 is opposite to and spaced apart from the first electrode 120. The second electrode 121 includes a second body 121a and a second grill 121b connected to the second body 121a. The resistive layer 13 is formed on the first body 120a, the second body 121a, and the insulating substrate 11 between the first grill 120b and the second grill 121b. The first body 120a, the second body 121a, the first grill 120b and the second grill 121b are both rectangular, and the first grill 120b is formed by the first body 120a extending toward the second electrode 121, and the second The grille 121b is integrally formed by the second body 121a toward the first electrode 120. That is, the first grille 120b and the second grille 121b are located between the first body 120a and the second body 121a. The gate 120b and the second barrier 121b can prevent breakage of the resistive layer 13 by manual or mechanical scratching during processing.
电阻层 13包括第一电阻区 130、 第二电阻区 131及第三电阻区 132。 第 一电阻区 130、 第二电阻区 131及第三电阻区 132均为矩形, 且第一电阻区 130的宽度与第一护栅 120b的宽度相等,第一电阻区 130的长度为第一护栅 120b与第二本体 121a的间距。 第二电阻区 131的宽度为第一本体 120a的宽 度与第一护栅 120b及第二护栅 121b的宽度和的差值, 第二电阻区 131的长 度为第一本体 120a与第二本体 121a的间距。 第三电阻区 132的宽度与第二 护栅 121b的宽度相等, 第三电阻区 132的长度为第二护栅 121b与第一本体 120a的间距。 在本发明的一个实施方式中, 电阻层 13的材料为碳墨。  The resistance layer 13 includes a first resistance region 130, a second resistance region 131, and a third resistance region 132. The first resistance region 130, the second resistance region 131 and the third resistance region 132 are all rectangular, and the width of the first resistance region 130 is equal to the width of the first gate 120b, and the length of the first resistance region 130 is the first protection. The spacing between the gate 120b and the second body 121a. The width of the second resistor region 131 is the difference between the width of the first body 120a and the width of the first grill 120b and the second grill 121b. The length of the second resistor region 131 is the first body 120a and the second body 121a. Pitch. The width of the third resistance region 132 is equal to the width of the second barrier 121b, and the length of the third resistance region 132 is the distance between the second barrier 121b and the first body 120a. In one embodiment of the invention, the material of the resistive layer 13 is a carbon ink.
在本发明的一个实施方式中, 假设电阻层 13 的电阻率为 p , 第一电极 120与第一电极 121的宽度均为 C, 第一本体 120a与第二本体 121a的间距 为 B, 第一护栅 120b的长度为 El、 第一护栅 120b的宽度为 F1 , 第二护栅 121b的长度为 E2、第二护栅 121b的宽度为 F2,则第一电阻区 130的宽度为 F1 , 第一电阻区的长度为 B-E1。 第二电阻区 131的宽度为 C-F1-F2, 第二电 阻区 131的长度为 B。 第三电阻区 132的宽度为 F2, 第三电阻区 132的宽度 为 B-E2。在本实施例中,各电阻区的阻值均等于该电阻区的电阻率与该电阻 区的长度和宽度之商的乘积, 也就是说, 第一电阻区 130的阻值 rl=(B-El)* p /Fl , 第二电阻区 131的阻值 r2=B * p /(C-F1-F2), 第三电阻区 132的阻值 r3=(B-E2) * p / F2。 在本发明一实施方式中, 电阻层 13的阻值的倒数为第一电阻区 130阻 值的倒数、 第二电阻区 131阻值的倒数及第三电阻区 132阻值的倒数之和, 带入 rl、 r2、 r3的计算公式后得到电阻层 13的阻值 r的计算公式为: In one embodiment of the present invention, it is assumed that the resistivity of the resistive layer 13 is p, the width of the first electrode 120 and the first electrode 121 are both C, and the distance between the first body 120a and the second body 121a is B, first The length of the grill 120b is El, the width of the first grill 120b is F1, the length of the second grill 121b is E2, the width of the second grill 121b is F2, and the width of the first resistor 130 is F1. A resistor region has a length of B-E1. The second resistance region 131 has a width of C-F1-F2, and the second resistance region 131 has a length B. The width of the third resistance region 132 is F2, and the width of the third resistance region 132 is B-E2. In this embodiment, the resistance of each of the resistance regions is equal to the product of the resistivity of the resistance region and the quotient of the length and width of the resistance region, that is, the resistance of the first resistance region 130 is rl=(B- El)* p /Fl , the resistance of the second resistance region 131 is r2 = B * p / (C - F1 - F2), and the resistance of the third resistance region 132 is r3 = (B - E2) * p / F2. In an embodiment of the invention, the reciprocal of the resistance of the resistive layer 13 is the reciprocal of the resistance of the first resistive region 130, the reciprocal of the resistance of the second resistive region 131, and the reciprocal of the resistance of the third resistive region 132, After calculating the formulas of rl, r2, and r3, the calculation formula of the resistance value r of the resistance layer 13 is as follows:
r=B* (B-E1) * (B-E2)* p /[B* (B-El) *F2+(B-E1) * (B-E2) * (C-F1-F2)+B*F1* (B-E2)]  r=B* (B-E1) * (B-E2)* p /[B* (B-El) *F2+(B-E1) * (B-E2) * (C-F1-F2)+B* F1* (B-E2)]
在电阻层 13的材料为碳墨的实施例中, 假设 B=8, El=4, E2=4, ¥1=9, F2=3, Fl=9, C=20, 而碳墨的电阻率 p=45, 则根据上述公式可以计算出第 一电阻区 130的阻值 rl=20ohm, 第二电阻区 131的阻值 r2=45 ohm, 第三电 阻区 132的阻值 r3=60 ohm, 电阻层 13的阻值 r=11.25ohm。 与利用 SMT技术制造的电路板相比, 减少了元器件的焊接点, 提高了元器 件组装后的稳定性. 减少了信号串扰, 且满足了产品日益严格的轻薄要求。  In the embodiment where the material of the resistive layer 13 is carbon ink, it is assumed that B=8, El=4, E2=4, ¥1=9, F2=3, Fl=9, C=20, and the resistivity of the carbon ink. p=45, according to the above formula, the resistance value rl=20 ohm of the first resistance region 130, the resistance value r2=45 ohm of the second resistance region 131, and the resistance value r3=60 ohm of the third resistance region 132, the resistance The resistance of layer 13 is r = 11.25 ohm. Compared with the circuit board manufactured by SMT technology, the solder joints of the components are reduced, the stability of the components after assembly is improved, the signal crosstalk is reduced, and the increasingly strict thin and light requirements of the products are met.
以上公开的仅为本发明的几个具体实施例,但是,本发明并非局限于此, 任何本领域的技术人员能思之的变化都应落入本发明的保护范围。  The above disclosure is only a few specific embodiments of the present invention, but the present invention is not limited thereto, and any changes that can be made by those skilled in the art should fall within the protection scope of the present invention.

Claims

权 利 要 求 书 Claim
1.一种具有内埋式电阻的电路板, 其特征在于, 包括:  A circuit board having a built-in resistor, comprising:
绝缘基板;  Insulating substrate;
至少一对电极, 设于所述绝缘基板的表面, 包括:  At least one pair of electrodes disposed on a surface of the insulating substrate, including:
第一电极, 包括第一本体及与第一本体相连的第一护栅; 及 第二电极, 所述第二电极与所述第一电极相对且间隔设置, 所述第 二电极包括第二本体及与所述第二本体相连的第二护栅; 及  The first electrode includes a first body and a first grille connected to the first body; and a second electrode, the second electrode is opposite to and spaced apart from the first electrode, and the second electrode includes a second body And a second grill connected to the second body; and
电阻层, 形成于第一本体、 第二本体、 第一护栅和第二护栅之间的绝缘 基板上。  The resistive layer is formed on the insulating substrate between the first body, the second body, the first grill and the second grill.
2.如权利要求 1所述的具有内埋式电阻的电路板, 其特征在于, 所述第 一护栅与所述第二护栅均为矩形, 且第一护栅由第一本体向第二电极一体延 伸形成, 第二护栅由第二本体向第一电极一体延伸形成。  2 . The circuit board with built-in resistor according to claim 1 , wherein the first grille and the second grille are both rectangular, and the first grille is oriented by the first body The two electrodes are integrally formed, and the second grille is integrally formed by the second body extending toward the first electrode.
3.如权利要求 1所述的具有内埋式电阻的电路板, 其特征在于, 所述电 阻层包括:  The circuit board with built-in resistor according to claim 1, wherein the resistor layer comprises:
第一电阻区, 所述第一电阻区的宽度与所述第一护栅的宽度相等, 所述 第一电阻区的长度为所述第一护栅与所述第二本体的间距;  a first resistance region, a width of the first resistance region is equal to a width of the first grille, and a length of the first resistor region is a distance between the first grille and the second body;
第二电阻区, 所述第二电阻区的宽度为所述第一本体的宽度与所述第一 护栅及第二护栅的宽度和的差值, 所述第二电阻区的长度为所述第一本体与 所述第二本体的间距;  a second resistance region, wherein a width of the second resistance region is a difference between a width of the first body and a width of the first grid and a second grid, and a length of the second resistor region is a spacing between the first body and the second body;
第三电阻区, 所述第三电阻区的宽度与所述第二护栅的宽度相等, 所述 第三电阻区的长度为所述第二护栅与所述第一本体的间距。  a third resistance region, a width of the third resistance region is equal to a width of the second grid, and a length of the third resistor region is a distance between the second grid and the first body.
4. 如权利要求 3所述的具有内埋式电阻的电路板, 其特征在于, 所述第 一电阻区、 第二电阻区及第三电阻区的阻值均等于该电阻区的电阻率与该电 阻区的长度和宽度之商的乘积。  4. The circuit board with built-in resistor according to claim 3, wherein the resistance values of the first resistance region, the second resistance region and the third resistance region are equal to the resistivity of the resistance region and The product of the quotient of the length and width of the resistive zone.
5. 如权利要求 4所述的具有内埋式电阻的电路板, 其特征在于, 所述电 阻层的阻值的倒数为所述第一电阻区阻值的倒数、 所述第二电阻区阻值的倒 数及所述第三电阻区阻值的倒数之和。  The circuit board with built-in resistor according to claim 4, wherein a reciprocal of the resistance of the resistance layer is a reciprocal of the resistance of the first resistance region, and the second resistance region is The reciprocal of the value and the reciprocal of the resistance of the third resistance zone.
6. 如权利要求 1所述的具有内埋式电阻的电路板, 其特征在于, 所述电 阻层为碳墨层。  The circuit board with built-in resistor according to claim 1, wherein the resist layer is a carbon ink layer.
PCT/CN2013/070065 2013-01-05 2013-01-05 Circuit board with buried resistor WO2014106331A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2013/070065 WO2014106331A1 (en) 2013-01-05 2013-01-05 Circuit board with buried resistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2013/070065 WO2014106331A1 (en) 2013-01-05 2013-01-05 Circuit board with buried resistor

Publications (1)

Publication Number Publication Date
WO2014106331A1 true WO2014106331A1 (en) 2014-07-10

Family

ID=51062135

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2013/070065 WO2014106331A1 (en) 2013-01-05 2013-01-05 Circuit board with buried resistor

Country Status (1)

Country Link
WO (1) WO2014106331A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023024212A1 (en) * 2021-08-26 2023-03-02 深南电路股份有限公司 Resistor-buried circuit board and processing method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1598976A (en) * 2003-09-17 2005-03-23 Lg电线有限公司 Surface-mounted thermistor and manufacturing method thereof
CN1615070A (en) * 2003-11-05 2005-05-11 三星电机株式会社 Manufacture of PCB with resistors embedded
JP2006351991A (en) * 2005-06-20 2006-12-28 Toppan Printing Co Ltd Resistive element, multilayer wiring board incorporating the same, and method of adjusting resistance value thereof
CN103037622A (en) * 2013-01-05 2013-04-10 上海卓凯电子科技有限公司 Circuit board provided with buried resistor
CN203027605U (en) * 2013-01-05 2013-06-26 上海卓凯电子科技有限公司 Circuit board provided with built-in type resistor

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1598976A (en) * 2003-09-17 2005-03-23 Lg电线有限公司 Surface-mounted thermistor and manufacturing method thereof
CN1615070A (en) * 2003-11-05 2005-05-11 三星电机株式会社 Manufacture of PCB with resistors embedded
JP2006351991A (en) * 2005-06-20 2006-12-28 Toppan Printing Co Ltd Resistive element, multilayer wiring board incorporating the same, and method of adjusting resistance value thereof
CN103037622A (en) * 2013-01-05 2013-04-10 上海卓凯电子科技有限公司 Circuit board provided with buried resistor
CN203027605U (en) * 2013-01-05 2013-06-26 上海卓凯电子科技有限公司 Circuit board provided with built-in type resistor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023024212A1 (en) * 2021-08-26 2023-03-02 深南电路股份有限公司 Resistor-buried circuit board and processing method

Similar Documents

Publication Publication Date Title
TW201102702A (en) Capacitive touch panel
JP2015519782A5 (en)
US20160109997A1 (en) Touch substrate and manufacturing method thereof, touch display panel
WO2015192477A1 (en) Flexible printed circuit board, method for fabricating same, and capacitive touch display device
JP2018537851A5 (en)
TWI459870B (en) Printed circuit and printed circuit of touch panel
WO2014106331A1 (en) Circuit board with buried resistor
JP2018063677A5 (en)
TW201601602A (en) Excess glue diversion structure of flexible circuit board
US9431991B2 (en) Common mode filter
TW201440309A (en) Crosstalk cancellation in striplines
TWI473546B (en) Printed circuit board with embedded resistor
TWM570577U (en) Glue stopping structure for empty cavity printed circuit board
TWI661748B (en) Flexible printed circuit board and method for manufacturing the same
TWI447764B (en) Capacitance and multilayer pcb with the capacitance
CN203027605U (en) Circuit board provided with built-in type resistor
TWI510985B (en) Touch screen module
JP2018063678A5 (en)
TW202130234A (en) Setting the impedance of signal traces of a circuit board using a reference trace
TWM524953U (en) Stacked wire structure of touch panel frame border
TWI582799B (en) Metal plate micro resistance
TWM494356U (en) Touch-type electrode substrate structure
TWM461284U (en) The jumper for printed wiring board and printed wiring board
WO2013056561A1 (en) Two-layered printed circuit board and mobile communication terminal
TWM397557U (en) Capacitive touch screen panel

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13870203

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13870203

Country of ref document: EP

Kind code of ref document: A1