WO2014098969A1 - Perpendicular spin transfer torque memory (sttm) device with enhanced stability and method to form same - Google Patents

Perpendicular spin transfer torque memory (sttm) device with enhanced stability and method to form same Download PDF

Info

Publication number
WO2014098969A1
WO2014098969A1 PCT/US2013/045498 US2013045498W WO2014098969A1 WO 2014098969 A1 WO2014098969 A1 WO 2014098969A1 US 2013045498 W US2013045498 W US 2013045498W WO 2014098969 A1 WO2014098969 A1 WO 2014098969A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
material layer
magnetic
conductive oxide
oxide material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2013/045498
Other languages
French (fr)
Inventor
Brian S. Doyle
Charles C. Kuo
Kaan OGUZ
Uday Shah
Elijah V. KARPOV
Roksana Golizadeh MOJARAD
Mark L. Doczy
Robert S. Chau
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to DE112013005561.9T priority Critical patent/DE112013005561B4/en
Priority to CN201380060955.XA priority patent/CN104813472B/en
Priority to KR1020157011201A priority patent/KR101708844B1/en
Priority to GB1510575.2A priority patent/GB2523934B/en
Publication of WO2014098969A1 publication Critical patent/WO2014098969A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/18—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using Hall-effect devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F10/00—Thin magnetic films, e.g. of one-domain structure
    • H01F10/08—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers
    • H01F10/10—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers characterised by the composition
    • H01F10/12—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers characterised by the composition being metals or alloys
    • H01F10/14—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers characterised by the composition being metals or alloys containing iron or nickel
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F10/00—Thin magnetic films, e.g. of one-domain structure
    • H01F10/08—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers
    • H01F10/10—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers characterised by the composition
    • H01F10/12—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers characterised by the composition being metals or alloys
    • H01F10/16—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers characterised by the composition being metals or alloys containing cobalt
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F10/00—Thin magnetic films, e.g. of one-domain structure
    • H01F10/32—Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
    • H01F10/324—Exchange coupling of magnetic film pairs via a very thin non-magnetic spacer, e.g. by exchange with conduction electrons of the spacer
    • H01F10/3286—Spin-exchange coupled multilayers having at least one layer with perpendicular magnetic anisotropy
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
    • H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00—Galvanomagnetic devices
    • H10N50/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00—Galvanomagnetic devices
    • H10N50/10—Magnetoresistive devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00—Galvanomagnetic devices
    • H10N50/80—Constructional details
    • H10N50/85—Materials of the active region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F10/00—Thin magnetic films, e.g. of one-domain structure
    • H01F10/08—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers
    • H01F10/10—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers characterised by the composition
    • H01F10/18—Thin magnetic films, e.g. of one-domain structure characterised by magnetic layers characterised by the composition being compounds
    • H01F10/193—Magnetic semiconductor compounds
    • H01F10/1936—Half-metallic, e.g. epitaxial CrO2 or NiMnSb films
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F10/00—Thin magnetic films, e.g. of one-domain structure
    • H01F10/32—Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
    • H01F10/3227—Exchange coupling via one or more magnetisable ultrathin or granular films
    • H01F10/3231—Exchange coupling via one or more magnetisable ultrathin or granular films via a non-magnetic spacer
    • H01F10/3236—Exchange coupling via one or more magnetisable ultrathin or granular films via a non-magnetic spacer made of a noble metal, e.g.(Co/Pt) n multilayers having perpendicular anisotropy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F10/00—Thin magnetic films, e.g. of one-domain structure
    • H01F10/32—Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
    • H01F10/324—Exchange coupling of magnetic film pairs via a very thin non-magnetic spacer, e.g. by exchange with conduction electrons of the spacer
    • H01F10/329—Spin-exchange coupled multilayers wherein the magnetisation of the free layer is switched by a spin-polarised current, e.g. spin torque effect
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
    • H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
    • H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00—Galvanomagnetic devices
    • H10N50/80—Constructional details

Definitions

  • STTM Perpendicular Spin Transfer Torque Memory
  • Embodiments of the invention are in the field of memory devices and, in particular, perpendicular spin transfer torque memory (STTM) devices with enhanced stability and methods of fabricating perpendicular STTM devices with enhanced stability.
  • STTM perpendicular spin transfer torque memory
  • shrinking transistor size allows for the incorporation of an increased number of memory devices on a chip, lending to the fabrication of products with increased capacity.
  • the drive for ever-more capacity, however, is not without issue.
  • the necessity to optimize the performance of each device becomes increasingly significant.
  • spin torque devices The operation of spin torque devices is based on the phenomenon of spin transfer torque. If a current is passed through a magnetization layer, called the fixed magnetic layer, it will come out spin polarized. With the passing of each electron, its spin (angular momentum) will be transferred to the magnetization in the next magnetic layer, called the free magnetic layer, and will cause a small change on its magnetization. This is, in effect, a torque-causing precession of magnetization. Due to reflection of electrons, a torque is also exerted on the magnetization of an associated fixed magnetic layer. In the end, if the current exceeds a certain critical value (given by damping caused by the magnetic material and its environment), the magnetization of the free magnetic layer will be switched by a pulse of current, typically in about 1-10 nanoseconds.
  • Magnetization of the fixed magnetic layer may remain unchanged since an associated current is below its threshold due to geometry or due to an adjacent anti-ferromagnetic layer.
  • Spin-transfer torque can be used to flip the active elements in magnetic random access memory.
  • Spin-transfer torque memory or STTM, has the advantages of lower power consumption and better scalability over conventional magnetic random access memory (MRAM) which uses magnetic fields to flip the active elements.
  • MRAM magnetic random access memory
  • Figure 1 illustrates a cross-sectional view of a material layer stack for a conventional spin transfer torque memory (STTM) device.
  • STTM spin transfer torque memory
  • Figure 2 illustrates a cross-sectional view of a material layer stack for a perpendicular STTM device, in accordance with an embodiment of the present invention.
  • Figure 3 is a plot of normalized extraordinary Hall effect (EHE) (in arbitrary units) as a function of magnetic field (mT) for comparative STTM devices, in accordance with an embodiment of the present invention.
  • EHE normalized extraordinary Hall effect
  • Figure 4 illustrates a cross-sectional view of another material layer stack for a perpendicular STTM device, in accordance with another embodiment of the present invention.
  • Figure 5 illustrates a schematic of a spin transfer torque memory bit cell which includes a spin transfer torque element, in accordance with an embodiment of the present invention.
  • FIG. 6 illustrates a block diagram of an electronic system, in accordance with an embodiment of the present invention.
  • Figure 7 illustrates a computing device in accordance with one implementation of the invention.
  • Perpendicular spin transfer torque memory (STTM) devices with enhanced stability and methods of fabricating perpendicular STTM devices with enhanced stability are described.
  • STTM Perpendicular spin transfer torque memory
  • numerous specific details are set forth, such as specific magnetic layer integration and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
  • One or more embodiments are directed to methodologies for increasing stability in perpendicular STTM systems.
  • Applicants may include use in embedded memory, embedded non-volatile memory (NVM), magnetic random access memory (MRAM), magnetic tunnel junction (MTJ) devices, NVM, perpendicular MTJ, STTM, and non-embedded or stand-alone memories.
  • NVM embedded non-volatile memory
  • MRAM magnetic random access memory
  • MTJ magnetic tunnel junction
  • stability in perpendicular STTM devices is achieved by incorporating a conductive oxide layer adjacent a free magnetic layer, as is described in greater detail below.
  • the conductive oxide layer may have a dual role to act as a portion of an electrode and to oxidize a portion of iron/cobalt (Fe/Co) included in the composition of the free magnetic layer.
  • Stability is one of the most important issues facing scaling of STTM based devices and memory arrays fabricated there from. As scaling continues, the need for smaller memory elements to fit into a scaled cell size has driven the industry in the direction of perpendicular STTMs, which have higher stability for small memory element sizes. Common perpendicular STTMs are achieved by three approaches, all of which rely on interface tuning to derive a maximum amount of perpendicular strength and, hence, stability from a material stack that includes magnetic layers.
  • Figure 1 illustrates a cross-sectional view of a material layer stack for a conventional spin transfer torque memory (STTM) device.
  • STTM spin transfer torque memory
  • a material layer stack 100 for an in-plane STTM device includes a bottom electrode 102, a fixed magnetic layer 106, a dielectric layer 108, a free magnetic layer 110, and a top electrode 112.
  • a magnetic tunnel junction (MTJ) portion of the material layer stack 100 includes the fixed magnetic layer 106, the dielectric layer 108, and the free magnetic layer 110.
  • Material stack 100 is a basic material stack for fabricating STTM, and may be fabricated with greater complexity.
  • an anti-ferromagnetic layer may also be included in position 104, i.e., between bottom electrode 102 and fixed magnetic layer 106.
  • electrodes 102 and 112 may themselves include multiple layers of material with differing properties.
  • the material stack shown in Figure 1 may, in its most basic form, be an in-plane system, where spins of the magnetic layer 106 and 110 are in a same plane as the layers themselves, as illustrated by 120 in Figure 1.
  • the material stack 100 of Figure 1 is typically an in-plane spin system. However, with layer or interface engineering, the material stack may be fabricated to provide a perpendicular spin system.
  • a free magnetic layer 110 e.g., a free magnetic layer composed of CoFeB, is thinned down from a conventional thickness used for in-plane STTM devices.
  • the extent of thinning may be sufficient such that a perpendicular component obtained from the iron/cobalt (Fe/Co) in the layer 110 interacting with oxygen in the dielectric layer 108 (e.g., interacting with a magnesium oxide (MgO) layer 108 at interface 1 of Figure 1) dominates over the in-plane component of the free CoFeB layer 110.
  • This example provides a perpendicular system based on a single layer system of coupling to one interface of the free layer (i.e., the CoFeB-MgO interface).
  • electrodes 102 and 112 are composed of a single metal such as tantalum (Ta).
  • top electrode 112 is replaced with a multi-layer stack electrode of alternating magnetic (e.g., cobalt (Co)) and non-magnetic layers (e.g., palladium (Pd)).
  • Co cobalt
  • Pd palladium
  • Such a multi-layer scheme provides that each magnetic thin film layer (Co) has an interface which is perpendicular in spin direction.
  • the final (bottom) Co layer in this stack e.g., the Co layer that is on free layer 110 and forms interface 2, couples magnetically to the underlying CoFeB free layer 110.
  • a thin layer of tantalum (Ta) can be included between the final (bottom) Co layer in the stack and the free layer 110.
  • stability drivers for a perpendicular spin device include a combination of the MgO coupling of the first example (i.e., from interface 1) as previously described, plus additional coupling interface 2 of the free layer 110 to an upper perpendicular magnet.
  • a structure similar to the first example is provided.
  • an additional tunneling barrier filter layer e.g., a second MgO layer
  • a second MgO layer allows oxygen from such a top MgO layer to interact with (e.g., oxidize) the Fe/Co in at the top of the CoFeB free layer 110, practically doubling the stability of the cell over the first example.
  • a second MgO layer allows oxygen from such a top MgO layer to interact with (e.g., oxidize) the Fe/Co in at the top of the CoFeB free layer 110, practically doubling the stability of the cell over the first example.
  • there is a fundamental problem with the addition of a second MgO layer in the stack 100 there is a fundamental problem with the addition of a second MgO layer in the stack 100.
  • such a second MgO layer is in reality a thin dielectric film which can increase the resistance of the resulting stack considerably.
  • the resistance may increase to the point that it interferes with the ability to detect the difference between a T state and a '0' state, the detecting described in greater detail below.
  • Figure 2 illustrates a cross-sectional view of a material layer stack for a perpendicular STTM device, in accordance with an embodiment of the present invention.
  • a material layer stack 200 for a perpendicular STTM device includes a bottom electrode 202, a fixed magnetic layer 206, a dielectric layer 208, a free magnetic layer 210, and a top electrode.
  • the top electrode is composed of a conductive oxide layer 214 and, possibly, an additional metal cap layer 216.
  • a magnetic tunnel junction (MTJ) portion of the material layer stack 200 includes the fixed magnetic layer 206, the dielectric layer 208, and the free magnetic layer 210.
  • Material stack 200 is a basic material stack for fabricating perpendicular STTM, and may be fabricated with greater complexity.
  • an anti-ferromagnetic layer may also be included in position 204, i.e., between bottom electrode 202 and fixed magnetic layer 206.
  • electrode 202 may itself include multiple layers of material with differing properties.
  • the material stack shown in Figure 2 is a perpendicular system, where spins of the magnetic layer 206 and 210 are perpendicular to the plane of the layers themselves, as illustrated by 220 in Figure 2.
  • Fe/Co in the layer 210 (e.g., a layer of CoFeB) interacting with oxygen in the dielectric layer 208 (e.g., interacting with a magnesium oxide (MgO) layer 208 at interface 1 of Figure 2) dominates over an in-plane component of the free CoFeB layer 210. Additionally, a second perpendicular component is obtained from the iron/cobalt (Fe/Co) in the CoFeB layer 210 interacting with oxygen in the conductive oxide layer 214 (e.g., interacting with oxygen at interface 2 of Figure 2).
  • the conductive oxide layer 214 does not contribute measurably or significantly to the overall resistance of the stack 200. As such, perpendicular dominance is further enhanced by, in addition to the oxidation of Fe/Co at interface 1 , oxidizing Fe/Co at interface 2. The oxidizing is achieved without adding resistance and, thus, the conductive oxide layer 214 responsible for the oxidizing at interface 2 is the first layer in an electrode for the free magnetic layer 210.
  • an additional metal layer 216 may be included on the conductive oxide layer 214 to complete the electrode for the free layer 210.
  • two perpendicular components are used to dominate over an in-plane component of the free CoFeB layer 210, e.g., at interfaces 1 and 2.
  • Figure 3 is a plot 300 of normalized EHE (in arbitrary units) as a function of magnetic field (mT) for comparative STTM devices, in accordance with an embodiment of the present invention.
  • a first plot 302 is for an STTM device having an oxidized tantalum layer (e.g., a conductive oxide layer) adjacent a free magnetic layer.
  • a second plot 304 is for an STTM device having an oxygen-free tantalum (Ta) layer adjacent a free magnetic layer and capped with a ruthenium (Ru) layer to ensure oxidation of the Ta does not occur.
  • the indicated coercivity width of the corresponding hysteresis loop
  • the coercivity is increased by approximately 3-4 fold for the device including the conductive oxide layer (plot 302) as compared to the more conventional material stack (plot 304). Additionally, it is to be understood that the stack of plot 302 has no to minimal additional resistance since the oxidation of the tantalum results in a conductive oxide layer as opposed to a dielectric layer. This may further be kept to a minimum by maintaining a relatively thin thickness for the conductive oxide layer, e.g., a thickness of approximately 1 nanometer oxidized tantalum was used for the conductive oxide layer of plot 302. For the data specific to plot 300, an underlying MgO layer was used for both cases with a thickness of approximately 2 nanometers, and a free layer of Co20Fe60B20 having a thickness of approximately 1.4 nanometers was used for both cases.
  • Figure 4 illustrates a cross-sectional view of another material layer stack for a perpendicular STTM device, in accordance with another embodiment of the present invention.
  • a material stack 400 includes the layers of material stack 200 described above in association with Figure 2, along with pairs of alternating magnetic 419 and non- magnetic 421 metal layers between the conductive oxide layer 214 and the cap electrode layer 216.
  • the magnetic metal layers 419 are cobalt (Co) layers and the non- magnetic layers 421 are palladium (Pd) layers.
  • four pairs 418A, 418B, 418C and 418D of alternating layers 419 and 421 are included, although fewer or more pairs may be included.
  • Such a multi-layer top electrode approach provides that each magnetic thin film layer (Co, layer 419) has an interface which is perpendicular in spin direction.
  • the final (bottom) Co layer in this stack e.g., the Co layer 419 that is on conductive oxide layer 214, couples magnetically to the underlying CoFeB free layer 210.
  • the sum of all the interfaces in the pairs 418A, 418B, 418C and 418D having alternating magnetic 419 and nonmagnetic layers 421 can be used to render stability for the material of the free layer 210 to be perpendicular. In one such embodiment, for sufficiently thin layers of the conductive oxide layer 214, the magnetic coupling between the bottom Co layer 419 and the free layer 210 is maintained.
  • the material stack 400 includes three perpendicular components: the oxidized bottom layer of the CoFeB layer 210 (at interface 1), the oxidized top layer of the CoFeB layer 210 (at interface 2) resulting from the conductive oxide layer 214, and the coupling between the Co/Pd perpendicular stack and the CoFeB free layer 210 through a sufficiently thin conductive oxide layer 214.
  • a cap layer such as a pure Ru layer or Ta layer may be included as layer 216, as depicted in Figure 4.
  • the conductive oxide layer 214 is an oxide of tantalum, as was the example of Figure 3. In another embodiment, however, the conductive oxide layer 214 is composed of a material such as, but not limited to, In203-x
  • the conductive oxide layer 214 (whether a metal that is then oxidized or a conducting metal oxide) is 100-lOOOx more conductive than MgO which has a resistivity of approximately 1 Ohm-cm.
  • the conductive oxide layer 214 is formed by depositing a metal film and then consuming the metal film with oxygen, depositing a metal film in the presence of oxygen to consume the metal in situ, or by depositing a conductive oxide film in a stoichiometric manner.
  • a cap metal layer 216 may be disposed on the conductive oxide layer 214, as described above.
  • the metal layer 216 is composed of ruthenium (Ru), copper, or aluminum.
  • the fixed magnetic layer 206 is composed of a material or stack of materials suitable for maintaining a fixed majority spin.
  • the fixed magnetic layer 206 (or reference layer) may be referred to as a ferromagnetic layer.
  • the fixed magnetic layer 206 is composed of a single layer of cobalt iron boron (CoFeB).
  • the fixed magnetic layer 206 is composed of a cobalt iron boron (CoFeB) layer, ruthenium (Ru) layer, cobalt iron boron
  • the fixed magnetic layer is in the form of a synthetic antiferromagnet (SAF).
  • SAF synthetic antiferromagnet
  • the stack is a CoFeB/Ru/CoFe stack (e.g., no boron in the bottom layer, but there may be in other embodiments).
  • Ru thickness is very specific, e.g., 8-9 Angstroms such that the coupling between the CoFeB and the CoFe is anti-ferromagnetic; they point in opposite directions.
  • the dielectric layer 208 is composed of a material suitable for allowing current of a majority spin to pass through the layer, while impeding at least to some extent current of a minority spin to pass through the layer.
  • the dielectric layer 208 (or spin filter layer) may be referred to as a tunneling layer.
  • the dielectric layer 208 is composed of a material such as, but not limited to, magnesium oxide (MgO) or aluminum oxide (A1203).
  • the dielectric layer 208 has a thickness of approximately 1 nanometer.
  • the free magnetic layer 210 is composed of a material suitable for transitioning between a majority spin and a minority spin, depending on the application.
  • the free magnetic layer 210 (or memory layer) may be referred to as a ferromagnetic memory layer.
  • the free magnetic layer 210 is composed of a layer of cobalt iron (CoFe) or cobalt iron boron (CoFeB).
  • the bottom electrode 202 is composed of a material or stack of materials suitable for electrically contacting the fixed magnetic layer side of a STTM device.
  • the bottom electrode 202 is a topographically smooth electrode.
  • the bottom electrode 202 has a thickness suitable for good conductivity but has little to no columnar structure formation that would otherwise lead to a rough top surface.
  • Such a topographically smooth electrode may be referred to as amorphous in structure.
  • the bottom electrode is composed of Ru layers interleaved with Ta layers.
  • the bottom electrode 202 may not be not a conventional thick single metal electrode, such as a Ru electrode, but is instead a Ru/Ta interleaved materials stack. In alternative embodiments, however, the bottom electrode 202 is a conventional thick single metal electrode, such as a Ru electrode.
  • the ferromagnetic layer 204 is composed of a material suitable to facilitate locking of the spins in an adjacent fixed magnetic layer, such as fixed magnetic layer 206, which itself might be composed either of a material stack such as, but not limited to, a series of Co/Pd multilayers similar to 418 in one embodiment, or of a Synthetic AntiFerromagnetic system (SAF) in another embodiment which is composed, of a stack such as multi-layers 418 separated by a spacer followed by another multi-layer stack 418, where the number of multi-layers is varied, and the spacer is of Ta or some other material whose thickness is chosen to induce anti-ferromagnetic coupling
  • a material stack such as, but not limited to, a series of Co/Pd multilayers similar to 418 in one embodiment
  • SAF Synthetic AntiFerromagnetic system
  • a non- volatile memory device in an embodiment, as described in additional detail later in association with Figure 5, includes a first electrode and a fixed magnetic layer disposed above the first electrode. A free magnetic layer is disposed above the fixed magnetic layer, and a second electrode is disposed above the free magnetic layer. A dielectric layer is disposed between the free magnetic layer and the fixed magnetic layer. The second electrode includes a conductive oxide layer adjacent the free magnetic layer.
  • the non- volatile memory device also includes a transistor electrically connected to the free magnetic layer electrode, a source line, and a word line.
  • the non-volatile memory device further includes an anti- ferromagnetic layer disposed between the fixed magnetic layer and the first electrode.
  • a “free” magnetic layer is a magnetic layer storing a computational variable.
  • a “fixed” magnetic layer is a magnetic layer with fixed magnetization (magnetically harder than the free magnetic layer).
  • a tunneling barrier such as a tunneling dielectric or tunneling oxide, is one located between free and fixed magnetic layers.
  • a fixed magnetic layer may be patterned to create inputs and outputs to an associated circuit. Magnetization may be written by spin transfer torque effect while passing a current through the input electrodes. Magnetization may be read via the tunneling magneto-resistance effect while applying voltage to the output electrodes.
  • the role of the dielectric layer 208 is to cause a large magneto-resistance ratio.
  • the magneto-resistance is the ratio of the difference between resistances when the two ferromagnetic layers have anti-parallel magnetizations and the resistance of the state with the parallel magnetizations.
  • the 400 including the free magnetic layer 210, the tunneling barrier layer 208, and the fixed magnetic layer 206 is known as a magnetic tunneling junction.
  • the free magnetic layer 210 and the fixed magnetic layer 206 may be ferromagnetic layers).
  • the tunneling barrier layer 208, which separates the free magnetic layer 210 and the fixed magnetic layer 206, may have a thickness, e.g. a distance between the free magnetic layer 210 and the fixed magnetic layer 206 of about 1 nanometer or less, such that electrons can tunnel there through, if a bias voltage is applied between the free magnetic layer electrode 214/216 and the fixed magnetic layer electrode 202.
  • the MTJ functions essentially as a resistor, where the resistance of an electrical path through the MTJ may exist in two resistive states, either "high” or “low,” depending on the direction or orientation of magnetization in the free magnetic layer 210 and in the fixed magnetic layer 206.
  • a high resistive state exists, wherein direction of magnetization in the free magnetic layer 210 and the fixed magnetic layer 206 are substantially opposed or anti-parallel with one another.
  • a low resistive state exists, wherein the direction of magnetization in the free magnetic layer 210 and the fixed magnetic layer 206 is substantially aligned or parallel with one another.
  • the terms "low” and “high” with regard to the resistive state of the MTJ are relative to one another.
  • the high resistive state is merely a detectibly higher resistance than the low resistive state, and vice versa.
  • the low and high resistive states can represent different bits of information (i.e. a "0" or a "1").
  • the direction of magnetization in the free magnetic layer 210 may be switched through a process call spin transfer torque ("STT") using a spin-polarized current.
  • An electrical current is generally non-polarized (e.g. consisting of about 50% spin-up and about 50% spin-down electrons).
  • a spin polarized current is one with a greater number of electrons of either spin-up or spin-down, which may be generated by passing a current through the fixed magnetic layer 206.
  • the electrons of the spin polarized current from the fixed magnetic layer 206 tunnel through the tunneling barrier or dielectric layer 208 and transfers its spin angular momentum to the free magnetic layer 210, wherein the free magnetic layer 210 will orient its magnetic direction from anti -parallel to that of the fixed magnetic layer 206 or parallel.
  • the free magnetic layer 210 may be returned to its original orientation by reversing the current.
  • the MTJ may store a single bit of information ("0" or "1") by its state of magnetization.
  • the information stored in the MTJ is sensed by driving a current through the
  • a spin transfer torque memory bit cell composed of the stack 200 or 400 of Figure 2 or 4, respectively, is, in an embodiment, non- volatile.
  • the steps for fabrication may include standard microelectronic fabrication processes such as lithography, etch, thin films deposition, planarization (such as chemical mechanical polishing (CMP)), diffusion, metrology, the use of sacrificial layers, the use of etch stop layers, the use of planarization stop layers, and/or any other associated action with microelectronic component fabrication.
  • standard microelectronic fabrication processes such as lithography, etch, thin films deposition, planarization (such as chemical mechanical polishing (CMP)), diffusion, metrology, the use of sacrificial layers, the use of etch stop layers, the use of planarization stop layers, and/or any other associated action with microelectronic component fabrication.
  • CMP chemical mechanical polishing
  • one of the fixed magnetic layer 206, the free magnetic layer 210, or both includes a half-metal material layer.
  • a half-metal material layer is included at the fixed magnetic layer 206 and dielectric layer 208 interface.
  • the fixed magnetic layer 206 is a single layer composed of the half-metal material.
  • only a portion of the fixed magnetic layer 206 is composed of the half-metal material.
  • a half-metal material layer is included at the free magnetic layer 210 and dielectric layer 208 interface.
  • the free magnetic layer 210 is a single layer composed of the half-metal material.
  • only a portion of the free magnetic layer 210 is composed of the half-metal material, e.g., as a sub-layer at the interface with the dielectric layer 208.
  • a first half-metal material layer is included at the fixed magnetic layer 206 and dielectric layer 208 interface and a second half-metal material layer is included at the free magnetic layer 210 and dielectric layer 208 interface.
  • half-metals e.g. Heusler alloys
  • RAP anti-parallel resistance
  • RP parallel resistance
  • MTJ magnetic tunneling junction
  • the half-metal material layers described above are referred to as a
  • Heusler alloy which is a ferromagnetic metal alloy based on a Heusler phase.
  • Heusler phases may be intermetallics with particular composition and face-centered cubic crystal structure.
  • the materials are ferromagnetic, even though the constituting elements are not, as a result of the double-exchange mechanism between neighboring magnetic ions.
  • the materials usually include manganese ions, which sit at the body centers of the cubic structure and carry most of the magnetic moment of the alloy.
  • the half-metal material layer included in either the fixed magnetic layer 206, the free magnetic layer 210, or both are material layers such as, but not limited to, Cu2MnAl, Cu2MnIn, Cu2MnSn, Ni2MnAl, Ni2MnIn, Ni2MnSn, Ni2MnSb, Ni2MnGa, Co2MnAl, Co2MnSi, Co2MnGa, Co2MnGe, Pd2MnAl, Pd2MnIn, Pd2MnSn, Pd2MnSb, Co2FeSi, Fe3Si, Fe2Val, Mn2VGa, or Co2FeGe.
  • material layers such as, but not limited to, Cu2MnAl, Cu2MnIn, Cu2MnSn, Ni2MnAl, Ni2MnIn, Ni2MnSn, Ni2MnSb, Ni2MnGa, Co2MnAl, Co
  • FIG. 5 illustrates a schematic of a spin transfer torque memory bit cell 500 which includes a spin transfer torque element 510, in accordance with an embodiment of the present invention.
  • the spin transfer torque element 510 may include a free magnetic layer electrode 512 with a free magnetic layer 514 adjacent the free magnetic layer electrode 512, a fixed magnetic layer electrode 516 adjacent a fixed magnetic layer 518, and a tunneling barrier or dielectric layer 522 disposed between the free magnetic layer 514 and the fixed magnetic layer 518.
  • the free magnetic layer electrode 512 includes a conductive oxide layer adjacent the free magnetic layer 514.
  • the spin transfer torque element 510 is based on perpendicular magnetism.
  • a first dielectric element 523 and a second dielectric element 524 may be formed adjacent the fixed magnetic layer electrode 516, the fixed magnetic layer 518, and the tunneling barrier or dielectric layer 522.
  • the fixed magnetic layer electrode 516 may be electrically connected to a bit line 532.
  • the free magnetic layer electrode 512 may be coupled with a transistor 534.
  • the transistor 534 may be coupled with a word line 536 and a source line 538 in a manner that will be understood to those skilled in the art.
  • the spin transfer torque memory bit cell 500 may further include additional read and write circuitry (not shown), a sense amplifier (not shown), a bit line reference (not shown), and the like, as will be understood by those skilled in the art, for the operation of the spin transfer torque memory bit cell 500.
  • a plurality of the spin transfer torque memory bit cells 500 may be operably connected to one another to form a memory array (not shown), wherein the memory array can be incorporated into a non-volatile memory device. It is to be understood that the transistor 534 may be connected to the fixed magnetic layer electrode 516 or the free magnetic layer electrode 512, although only the latter is shown.
  • FIG. 6 illustrates a block diagram of an electronic system 600, in accordance with an embodiment of the present invention.
  • the electronic system 600 can correspond to, for example, a portable system, a computer system, a process control system, or any other system that utilizes a processor and an associated memory.
  • the electronic system 600 may include a microprocessor 602 (having a processor 604 and control unit 606), a memory device 608, and an input/output device 610 (it is to be understood that the electronic system 600 may have a plurality of processors, control units, memory device units and/or input/output devices in various embodiments).
  • the electronic system 600 has a set of instructions that define operations which are to be performed on data by the processor 604, as well as, other transactions between the processor 604, the memory device 608, and the input/output device 610.
  • the control unit 606 coordinates the operations of the processor 604, the memory device 608 and the input/output device 610 by cycling through a set of operations that cause instructions to be retrieved from the memory device 608 and executed.
  • the memory device 608 can include a spin transfer torque element as described in the present description.
  • the memory device 608 is embedded in the microprocessor 602, as depicted in Figure 6.
  • FIG. 7 illustrates a computing device 700 in accordance with one implementation of the invention.
  • the computing device 700 houses a board 702.
  • the board 702 may include a number of components, including but not limited to a processor 704 and at least one communication chip 706.
  • the processor 704 is physically and electrically coupled to the board 702.
  • the at least one communication chip 706 is also physically and electrically coupled to the board 702.
  • the communication chip 706 is part of the processsor 704.
  • computing device 700 may include other components that may or may not be physically and electrically coupled to the board 702.
  • volatile memory e.g., DRAM
  • non-volatile memory e.g., ROM
  • flash memory e.g., a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
  • volatile memory e.g., DRAM
  • non-volatile memory e.g., ROM
  • flash memory e.g., a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec,
  • the communication chip 706 enables wireless communications for the transfer of data to and from the computing device 700.
  • wireless and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non- solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
  • the communication chip 706 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev- DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
  • the computing device 700 may include a plurality of communication chips 706.
  • a first communication chip 706 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 706 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
  • the processor 704 of the computing device 700 includes an integrated circuit die packaged within the processor 704.
  • the integrated circuit die of the processor includes one or more devices, such as spin transfer torque memory built in accordance with implementations of the invention.
  • processor may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
  • the communication chip 706 also includes an integrated circuit die packaged within the communication chip 706.
  • the integrated circuit die of the communication chip includes one or more devices, such as spin transfer torque memory built in accordance with implementations of the invention.
  • another component housed within the computing device 700 may contain an integrated circuit die that includes one or more devices, such as spin transfer torque memory built in accordance with implementations of the invention.
  • the computing device 700 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set- top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder.
  • the computing device 700 may be any other electronic device that processes data.
  • one or more embodiments of the present invention relate generally to the fabrication of microelectronic memory.
  • the microelectronic memory may be non-volatile, wherein the memory can retain stored information even when not powered.
  • One or more, embodiments of the present invention relate to the fabrication of a perpendicular spin transfer torque memory element for non- volatile microelectronic memory devices.
  • Such an element may be used in an embedded non- volatile memory, either for its non- volatility, or as a replacement for embedded dynamic random access memory (eDRAM).
  • eDRAM embedded dynamic random access memory
  • IT- IX memory capacitor or resistor
  • embodiments of the present invention include perpendicular spin transfer torque memory (STTM) devices with enhanced stability and methods of fabricating perpendicular STTM devices with enhanced stability.
  • STTM spin transfer torque memory
  • a material layer stack for a magnetic tunneling junction includes a fixed magnetic layer.
  • a dielectric layer is disposed above the fixed magnetic layer.
  • a free magnetic layer is disposed above the dielectric layer.
  • a conductive oxide material layer is disposed on the free magnetic layer.
  • the free magnetic layer includes iron/cobalt (Fe/Co) atoms, and at least a portion of the Fe/Co atoms at an interface between the conductive oxide material layer and the free magnetic layer are oxidized.
  • Fe/Co iron/cobalt
  • the free magnetic layer is composed of CoFeB, and the interface between the conductive oxide material layer and the free magnetic layer provides a perpendicular magnetic component for the magnetic tunneling junction.
  • the dielectric layer is composed of magnesium oxide (MgO)
  • the free magnetic layer is disposed on the dielectric layer, at least a portion of the Fe/Co atoms at an interface between the dielectric layer and the free magnetic layer are oxidized, and the interface between the dielectric layer and the free magnetic layer provides a second perpendicular magnetic component for the magnetic tunneling junction.
  • MgO magnesium oxide
  • the free magnetic layer is disposed on the dielectric layer, at least a portion of the Fe/Co atoms at an interface between the dielectric layer and the free magnetic layer are oxidized, and the interface between the dielectric layer and the free magnetic layer provides a second perpendicular magnetic component for the magnetic tunneling junction.
  • the material layer stack further includes one or more pairs of alternating magnetic and non-magnetic layers disposed on the conductive oxide material layer.
  • the alternating magnetic and non-magnetic layers are composed of cobalt (Co) and palladium (Pd), respectively, with a Co layer disposed on the conductive oxide material layer, and an interface between the conductive oxide material layer and the Co layer provides a third perpendicular magnetic component for the magnetic tunneling junction.
  • Co cobalt
  • Pd palladium
  • the material layer stack further includes one or more pairs of alternating magnetic and non-magnetic layers disposed on the conductive oxide material layer, with a magnetic layer disposed on the conductive oxide material layer, and an interface between the conductive oxide material layer and the magnetic layer provides a perpendicular magnetic component for the magnetic tunneling junction.
  • the conductive oxide material layer is composed of a material such as, but not limited to, an oxide of tantalum, In203-x, V02, V203, W02, Sn-doped In203 (ITO), and doped ZnO, with In or Ga, for example, or RuO.
  • the conductive oxide material layer is approximately 10-1000 times more conductive than the dielectric layer.
  • the magnetic tunneling junction is a perpendicular magnetic tunneling junction.
  • a non- volatile memory device includes a bottom electrode.
  • a fixed magnetic layer is disposed above the bottom electrode.
  • a dielectric layer is disposed above the fixed magnetic layer.
  • a free magnetic layer is disposed above the dielectric layer.
  • a conductive oxide material layer is disposed on the free magnetic layer.
  • a top electrode is disposed above the conductive oxide material layer.
  • a transistor is electrically connected to the top or the bottom electrode, a source line, and a word line.
  • the free magnetic layer comprises iron/cobalt (Fe/Co) atoms, and at least a portion of the Fe/Co atoms at an interface between the conductive oxide material layer and the free magnetic layer are oxidized.
  • the free magnetic layer is composed of CoFeB, and the interface between the conductive oxide material layer and the free magnetic layer provides a perpendicular magnetic component for the non- volatile memory device.
  • the dielectric layer is composed of magnesium oxide (MgO)
  • the free magnetic layer is disposed on the dielectric layer, at least a portion of the Fe atoms at an interface between the dielectric layer and the free magnetic layer are oxidized, and the interface between the dielectric layer and the free magnetic layer provides a second perpendicular magnetic component for the non- volatile memory device.
  • MgO magnesium oxide
  • the non- volatile memory device further includes one or more pairs of alternating magnetic and non-magnetic layers disposed on the conductive oxide material layer, below the top electrode.
  • the alternating magnetic and non-magnetic layers are composed of cobalt (Co) and palladium (Pd), respectively, with a Co layer disposed on the conductive oxide material layer, and an interface between the conductive oxide material layer and the Co layer provides a third perpendicular magnetic component for the non- volatile memory device.
  • the non- volatile memory device further includes one or more pairs of alternating magnetic and non-magnetic layers disposed on the conductive oxide material layer, below the top electrode, with a magnetic layer disposed on the conductive oxide material layer, and an interface between the conductive oxide material layer and the magnetic layer provides a perpendicular magnetic component for the non- volatile memory device.
  • the conductive oxide material layer is composed of a material such as, but not limited to, an oxide of tantalum, In203-x, V02, V203, W02, Sn-doped In203 (ITO), and doped ZnO, with In or Ga, for example, or RuO.
  • the conductive oxide material layer is approximately 10-1000 times more conductive than the dielectric layer.
  • the non- volatile memory device is a perpendicular spin torque transfer memory (STTM) device.
  • STTM perpendicular spin torque transfer memory
  • the non- volatile memory device further includes an anti- ferromagnetic layer disposed between the bottom electrode and the fixed magnetic layer.
  • a method of fabricating a material layer stack for a magnetic tunneling junction includes forming a free magnetic layer on a dielectric layer, and forming a conductive oxide material layer on the free magnetic layer.
  • forming the conductive oxide material layer includes depositing a metal film and then consuming the metal film with oxygen.
  • forming the conductive oxide material layer includes depositing a metal film in the presence of oxygen to consume the metal in situ.
  • forming the conductive oxide material layer includes depositing a conductive oxide film stoichiometrically. In one embodiment, forming the conductive oxide material layer includes forming a layer of material such as, but not limited to, an oxide of tantalum, In203-x, V02, V203, W02, Sn- doped In203 (ITO), and doped ZnO, with In or Ga, for example, or RuO.
  • forming the conductive oxide material layer includes oxidizing a portion of the free magnetic layer.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Materials Engineering (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Hall/Mr Elements (AREA)
  • Magnetic Record Carriers (AREA)

Abstract

Perpendicular spin transfer torque memory (STTM) devices with enhanced stability and methods of fabricating perpendicular STTM devices with enhanced stability are described. For example, a material layer stack for a magnetic tunneling junction includes a fixed magnetic layer. A dielectric layer is disposed above the fixed magnetic layer. A free magnetic layer is disposed above the dielectric layer. A conductive oxide material layer is disposed on the free magnetic layer.

Description

Perpendicular Spin Transfer Torque Memory (STTM) Device with Enhanced Stability and
Method to Form Same
TECHNICAL FIELD
Embodiments of the invention are in the field of memory devices and, in particular, perpendicular spin transfer torque memory (STTM) devices with enhanced stability and methods of fabricating perpendicular STTM devices with enhanced stability.
BACKGROUND
For the past several decades, the scaling of features in integrated circuits has been a driving force behind an ever-growing semiconductor industry. Scaling to smaller and smaller features enables increased densities of functional units on the limited real estate of
semiconductor chips. For example, shrinking transistor size allows for the incorporation of an increased number of memory devices on a chip, lending to the fabrication of products with increased capacity. The drive for ever-more capacity, however, is not without issue. The necessity to optimize the performance of each device becomes increasingly significant.
The operation of spin torque devices is based on the phenomenon of spin transfer torque. If a current is passed through a magnetization layer, called the fixed magnetic layer, it will come out spin polarized. With the passing of each electron, its spin (angular momentum) will be transferred to the magnetization in the next magnetic layer, called the free magnetic layer, and will cause a small change on its magnetization. This is, in effect, a torque-causing precession of magnetization. Due to reflection of electrons, a torque is also exerted on the magnetization of an associated fixed magnetic layer. In the end, if the current exceeds a certain critical value (given by damping caused by the magnetic material and its environment), the magnetization of the free magnetic layer will be switched by a pulse of current, typically in about 1-10 nanoseconds.
Magnetization of the fixed magnetic layer may remain unchanged since an associated current is below its threshold due to geometry or due to an adjacent anti-ferromagnetic layer.
Spin-transfer torque can be used to flip the active elements in magnetic random access memory. Spin-transfer torque memory, or STTM, has the advantages of lower power consumption and better scalability over conventional magnetic random access memory (MRAM) which uses magnetic fields to flip the active elements. However, significant improvements are still needed in the area of STTM device manufacture and usage. BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 illustrates a cross-sectional view of a material layer stack for a conventional spin transfer torque memory (STTM) device.
Figure 2 illustrates a cross-sectional view of a material layer stack for a perpendicular STTM device, in accordance with an embodiment of the present invention.
Figure 3 is a plot of normalized extraordinary Hall effect (EHE) (in arbitrary units) as a function of magnetic field (mT) for comparative STTM devices, in accordance with an embodiment of the present invention.
Figure 4 illustrates a cross-sectional view of another material layer stack for a perpendicular STTM device, in accordance with another embodiment of the present invention.
Figure 5 illustrates a schematic of a spin transfer torque memory bit cell which includes a spin transfer torque element, in accordance with an embodiment of the present invention.
Figure 6 illustrates a block diagram of an electronic system, in accordance with an embodiment of the present invention.
Figure 7 illustrates a computing device in accordance with one implementation of the invention.
DESCRIPTION OF THE EMBODIMENTS
Perpendicular spin transfer torque memory (STTM) devices with enhanced stability and methods of fabricating perpendicular STTM devices with enhanced stability are described. In the following description, numerous specific details are set forth, such as specific magnetic layer integration and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
One or more embodiments are directed to methodologies for increasing stability in perpendicular STTM systems. Applicants may include use in embedded memory, embedded non-volatile memory (NVM), magnetic random access memory (MRAM), magnetic tunnel junction (MTJ) devices, NVM, perpendicular MTJ, STTM, and non-embedded or stand-alone memories. In an embodiment, stability in perpendicular STTM devices is achieved by incorporating a conductive oxide layer adjacent a free magnetic layer, as is described in greater detail below. The conductive oxide layer may have a dual role to act as a portion of an electrode and to oxidize a portion of iron/cobalt (Fe/Co) included in the composition of the free magnetic layer.
Stability is one of the most important issues facing scaling of STTM based devices and memory arrays fabricated there from. As scaling continues, the need for smaller memory elements to fit into a scaled cell size has driven the industry in the direction of perpendicular STTMs, which have higher stability for small memory element sizes. Common perpendicular STTMs are achieved by three approaches, all of which rely on interface tuning to derive a maximum amount of perpendicular strength and, hence, stability from a material stack that includes magnetic layers.
As a foundation for illustrating key concepts described herein, Figure 1 illustrates a cross-sectional view of a material layer stack for a conventional spin transfer torque memory (STTM) device. Referring to Figure 1, a material layer stack 100 for an in-plane STTM device includes a bottom electrode 102, a fixed magnetic layer 106, a dielectric layer 108, a free magnetic layer 110, and a top electrode 112. A magnetic tunnel junction (MTJ) portion of the material layer stack 100 includes the fixed magnetic layer 106, the dielectric layer 108, and the free magnetic layer 110. Material stack 100 is a basic material stack for fabricating STTM, and may be fabricated with greater complexity. For example, although not shown in the stack 100, an anti-ferromagnetic layer may also be included in position 104, i.e., between bottom electrode 102 and fixed magnetic layer 106. Additionally, electrodes 102 and 112 may themselves include multiple layers of material with differing properties. The material stack shown in Figure 1 may, in its most basic form, be an in-plane system, where spins of the magnetic layer 106 and 110 are in a same plane as the layers themselves, as illustrated by 120 in Figure 1.
Without further engineering, the material stack 100 of Figure 1 is typically an in-plane spin system. However, with layer or interface engineering, the material stack may be fabricated to provide a perpendicular spin system. In a first example, referring again to the features of material stack 100 as a platform, a free magnetic layer 110, e.g., a free magnetic layer composed of CoFeB, is thinned down from a conventional thickness used for in-plane STTM devices. The extent of thinning may be sufficient such that a perpendicular component obtained from the iron/cobalt (Fe/Co) in the layer 110 interacting with oxygen in the dielectric layer 108 (e.g., interacting with a magnesium oxide (MgO) layer 108 at interface 1 of Figure 1) dominates over the in-plane component of the free CoFeB layer 110. This example provides a perpendicular system based on a single layer system of coupling to one interface of the free layer (i.e., the CoFeB-MgO interface). The degree of oxidation of surface iron/cobalt atoms (Fe/Co) in the CoFeB layer by oxygen from the MgO layer provides the strength (stability) of the free layer to have perpendicular-dominated spin states. In this example, electrodes 102 and 112 are composed of a single metal such as tantalum (Ta).
In a second example, referring again to the features of material stack 100 as a platform, top electrode 112 is replaced with a multi-layer stack electrode of alternating magnetic (e.g., cobalt (Co)) and non-magnetic layers (e.g., palladium (Pd)). Such a multi-layer scheme provides that each magnetic thin film layer (Co) has an interface which is perpendicular in spin direction. The final (bottom) Co layer in this stack, e.g., the Co layer that is on free layer 110 and forms interface 2, couples magnetically to the underlying CoFeB free layer 110. Alternatively, a thin layer of tantalum (Ta) can be included between the final (bottom) Co layer in the stack and the free layer 110. The sum of all the interfaces (starting with interface 2) in the electrode 112 having alternating magnetic and non-magnetic layers in the full free layer and, possibly, in addition to interface 1, renders stability for the material of the free layer 110 to be perpendicular. That is, for this second example, stability drivers for a perpendicular spin device include a combination of the MgO coupling of the first example (i.e., from interface 1) as previously described, plus additional coupling interface 2 of the free layer 110 to an upper perpendicular magnet.
In a third example, referring again to the features of material stack 100 as a platform, a structure similar to the first example is provided. However, an additional tunneling barrier filter layer (e.g., a second MgO layer) is added to the stack at position 130, shown in Figure 1. The inclusion of a second MgO layer allows oxygen from such a top MgO layer to interact with (e.g., oxidize) the Fe/Co in at the top of the CoFeB free layer 110, practically doubling the stability of the cell over the first example. However, as attractive as this approach is, there is a fundamental problem with the addition of a second MgO layer in the stack 100. Namely, such a second MgO layer is in reality a thin dielectric film which can increase the resistance of the resulting stack considerably. The resistance may increase to the point that it interferes with the ability to detect the difference between a T state and a '0' state, the detecting described in greater detail below.
In another aspect, stability of a perpendicular nature or dominance of an STTM cell is enhanced by the use of a conductive oxide layer within the stack. As an example, Figure 2 illustrates a cross-sectional view of a material layer stack for a perpendicular STTM device, in accordance with an embodiment of the present invention.
Referring to Figure 2, a material layer stack 200 for a perpendicular STTM device includes a bottom electrode 202, a fixed magnetic layer 206, a dielectric layer 208, a free magnetic layer 210, and a top electrode. The top electrode is composed of a conductive oxide layer 214 and, possibly, an additional metal cap layer 216. A magnetic tunnel junction (MTJ) portion of the material layer stack 200 includes the fixed magnetic layer 206, the dielectric layer 208, and the free magnetic layer 210. Material stack 200 is a basic material stack for fabricating perpendicular STTM, and may be fabricated with greater complexity. For example, although not shown in the stack 200, an anti-ferromagnetic layer may also be included in position 204, i.e., between bottom electrode 202 and fixed magnetic layer 206. Additionally, electrode 202 may itself include multiple layers of material with differing properties. In an embodiment, the material stack shown in Figure 2 is a perpendicular system, where spins of the magnetic layer 206 and 210 are perpendicular to the plane of the layers themselves, as illustrated by 220 in Figure 2.
Referring again to Figure 2, a perpendicular component obtained from the iron/cobalt
(Fe/Co) in the layer 210 (e.g., a layer of CoFeB) interacting with oxygen in the dielectric layer 208 (e.g., interacting with a magnesium oxide (MgO) layer 208 at interface 1 of Figure 2) dominates over an in-plane component of the free CoFeB layer 210. Additionally, a second perpendicular component is obtained from the iron/cobalt (Fe/Co) in the CoFeB layer 210 interacting with oxygen in the conductive oxide layer 214 (e.g., interacting with oxygen at interface 2 of Figure 2). However, different from the above described third example where a second MgO layer was used to oxidize a top surface of a CoFeB free layer, the conductive oxide layer 214 does not contribute measurably or significantly to the overall resistance of the stack 200. As such, perpendicular dominance is further enhanced by, in addition to the oxidation of Fe/Co at interface 1 , oxidizing Fe/Co at interface 2. The oxidizing is achieved without adding resistance and, thus, the conductive oxide layer 214 responsible for the oxidizing at interface 2 is the first layer in an electrode for the free magnetic layer 210. As mentioned above, an additional metal layer 216 (e.g., a non-magnetic and oxygen- free metal layer) may be included on the conductive oxide layer 214 to complete the electrode for the free layer 210. Thus, in an embodiment, two perpendicular components are used to dominate over an in-plane component of the free CoFeB layer 210, e.g., at interfaces 1 and 2.
As a comparison between the extent of perpendicular stability in a conventional STTM stack (such as stack 100) and a STTM stack including a conductive oxide layer (such as stack 200), Figure 3 is a plot 300 of normalized EHE (in arbitrary units) as a function of magnetic field (mT) for comparative STTM devices, in accordance with an embodiment of the present invention.
Referring to plot 300, a first plot 302 is for an STTM device having an oxidized tantalum layer (e.g., a conductive oxide layer) adjacent a free magnetic layer. A second plot 304 is for an STTM device having an oxygen-free tantalum (Ta) layer adjacent a free magnetic layer and capped with a ruthenium (Ru) layer to ensure oxidation of the Ta does not occur. The indicated coercivity (width of the corresponding hysteresis loop) is a measurement of stability of the perpendicular spin states (i.e., of the perpendicular magnet) of the free magnetic layer. As shown in plot 300, the coercivity is increased by approximately 3-4 fold for the device including the conductive oxide layer (plot 302) as compared to the more conventional material stack (plot 304). Additionally, it is to be understood that the stack of plot 302 has no to minimal additional resistance since the oxidation of the tantalum results in a conductive oxide layer as opposed to a dielectric layer. This may further be kept to a minimum by maintaining a relatively thin thickness for the conductive oxide layer, e.g., a thickness of approximately 1 nanometer oxidized tantalum was used for the conductive oxide layer of plot 302. For the data specific to plot 300, an underlying MgO layer was used for both cases with a thickness of approximately 2 nanometers, and a free layer of Co20Fe60B20 having a thickness of approximately 1.4 nanometers was used for both cases.
In a second example of a material stack including a conductive oxide layer, Figure 4 illustrates a cross-sectional view of another material layer stack for a perpendicular STTM device, in accordance with another embodiment of the present invention.
Referring to Figure 4, a material stack 400 includes the layers of material stack 200 described above in association with Figure 2, along with pairs of alternating magnetic 419 and non- magnetic 421 metal layers between the conductive oxide layer 214 and the cap electrode layer 216. For example, in one embodiment, the magnetic metal layers 419 are cobalt (Co) layers and the non- magnetic layers 421 are palladium (Pd) layers. In a specific embodiment, four pairs 418A, 418B, 418C and 418D of alternating layers 419 and 421 are included, although fewer or more pairs may be included. Such a multi-layer top electrode approach provides that each magnetic thin film layer (Co, layer 419) has an interface which is perpendicular in spin direction. The final (bottom) Co layer in this stack, e.g., the Co layer 419 that is on conductive oxide layer 214, couples magnetically to the underlying CoFeB free layer 210. The sum of all the interfaces in the pairs 418A, 418B, 418C and 418D having alternating magnetic 419 and nonmagnetic layers 421 can be used to render stability for the material of the free layer 210 to be perpendicular. In one such embodiment, for sufficiently thin layers of the conductive oxide layer 214, the magnetic coupling between the bottom Co layer 419 and the free layer 210 is maintained. Thus, the material stack 400 includes three perpendicular components: the oxidized bottom layer of the CoFeB layer 210 (at interface 1), the oxidized top layer of the CoFeB layer 210 (at interface 2) resulting from the conductive oxide layer 214, and the coupling between the Co/Pd perpendicular stack and the CoFeB free layer 210 through a sufficiently thin conductive oxide layer 214. A cap layer, such as a pure Ru layer or Ta layer may be included as layer 216, as depicted in Figure 4.
Referring again to Figures 2 and 4, in an embodiment, the conductive oxide layer 214 is an oxide of tantalum, as was the example of Figure 3. In another embodiment, however, the conductive oxide layer 214 is composed of a material such as, but not limited to, In203-x
(tunable resistivity approximately in the range of 1-10 mOhm-cm), V02 or V203 (resistivity less than approximately 1 mOhm-cm), W02 (resistivity less than approximately 1 mOhm-cm), Sn- doped In203 (ITO) and doped ZnO, with In or Ga, for example, (resistivity less than
approximately 0.1 mOhm-cm), or RuO resistivity less than approximately 0.1 mOhm-cm). In an embodiment, the conductive oxide layer 214 (whether a metal that is then oxidized or a conducting metal oxide) is 100-lOOOx more conductive than MgO which has a resistivity of approximately 1 Ohm-cm. In an embodiment, the conductive oxide layer 214 is formed by depositing a metal film and then consuming the metal film with oxygen, depositing a metal film in the presence of oxygen to consume the metal in situ, or by depositing a conductive oxide film in a stoichiometric manner. In an embodiment, a cap metal layer 216 may be disposed on the conductive oxide layer 214, as described above. In one such embodiment, the metal layer 216 is composed of ruthenium (Ru), copper, or aluminum.
Referring again to Figures 2 and 4, in an embodiment, the fixed magnetic layer 206 is composed of a material or stack of materials suitable for maintaining a fixed majority spin.
Thus, the fixed magnetic layer 206 (or reference layer) may be referred to as a ferromagnetic layer. In one embodiment, the fixed magnetic layer 206 is composed of a single layer of cobalt iron boron (CoFeB). However, in another embodiment, the fixed magnetic layer 206 is composed of a cobalt iron boron (CoFeB) layer, ruthenium (Ru) layer, cobalt iron boron
(CoFeB) layer stack. In a specific such embodiment, the fixed magnetic layer is in the form of a synthetic antiferromagnet (SAF). From a top down perspective, the stack is a CoFeB/Ru/CoFe stack (e.g., no boron in the bottom layer, but there may be in other embodiments). It is to be understood that Ru thickness is very specific, e.g., 8-9 Angstroms such that the coupling between the CoFeB and the CoFe is anti-ferromagnetic; they point in opposite directions.
Referring again to Figures 2 and 4, in an embodiment, the dielectric layer 208 is composed of a material suitable for allowing current of a majority spin to pass through the layer, while impeding at least to some extent current of a minority spin to pass through the layer. Thus, the dielectric layer 208 (or spin filter layer) may be referred to as a tunneling layer. In one embodiment, the dielectric layer 208 is composed of a material such as, but not limited to, magnesium oxide (MgO) or aluminum oxide (A1203). In one embodiment, the dielectric layer 208 has a thickness of approximately 1 nanometer.
Referring again to Figures 2 and 4, in an embodiment, the free magnetic layer 210 is composed of a material suitable for transitioning between a majority spin and a minority spin, depending on the application. Thus, the free magnetic layer 210 (or memory layer) may be referred to as a ferromagnetic memory layer. In one embodiment, the free magnetic layer 210 is composed of a layer of cobalt iron (CoFe) or cobalt iron boron (CoFeB).
Referring again to Figures 2 and 4, in an embodiment, the bottom electrode 202 is composed of a material or stack of materials suitable for electrically contacting the fixed magnetic layer side of a STTM device. In an embodiment, the bottom electrode 202 is a topographically smooth electrode. In one such embodiment, the bottom electrode 202 has a thickness suitable for good conductivity but has little to no columnar structure formation that would otherwise lead to a rough top surface. Such a topographically smooth electrode may be referred to as amorphous in structure. In a specific embodiment, the bottom electrode is composed of Ru layers interleaved with Ta layers. Effectively, in accordance with an embodiment of the present invention, the bottom electrode 202 may not be not a conventional thick single metal electrode, such as a Ru electrode, but is instead a Ru/Ta interleaved materials stack. In alternative embodiments, however, the bottom electrode 202 is a conventional thick single metal electrode, such as a Ru electrode.
Referring again to Figures 2 and 4, in an embodiment, the ferromagnetic layer 204 is composed of a material suitable to facilitate locking of the spins in an adjacent fixed magnetic layer, such as fixed magnetic layer 206, which itself might be composed either of a material stack such as, but not limited to, a series of Co/Pd multilayers similar to 418 in one embodiment, or of a Synthetic AntiFerromagnetic system (SAF) in another embodiment which is composed, of a stack such as multi-layers 418 separated by a spacer followed by another multi-layer stack 418, where the number of multi-layers is varied, and the spacer is of Ta or some other material whose thickness is chosen to induce anti-ferromagnetic coupling
In an embodiment, as described in additional detail later in association with Figure 5, a non- volatile memory device includes a first electrode and a fixed magnetic layer disposed above the first electrode. A free magnetic layer is disposed above the fixed magnetic layer, and a second electrode is disposed above the free magnetic layer. A dielectric layer is disposed between the free magnetic layer and the fixed magnetic layer. The second electrode includes a conductive oxide layer adjacent the free magnetic layer. The non- volatile memory device also includes a transistor electrically connected to the free magnetic layer electrode, a source line, and a word line. In one embodiment, the non-volatile memory device further includes an anti- ferromagnetic layer disposed between the fixed magnetic layer and the first electrode.
In certain aspects and at least some embodiments of the present invention, certain terms hold certain definable meanings. For example, a "free" magnetic layer is a magnetic layer storing a computational variable. A "fixed" magnetic layer is a magnetic layer with fixed magnetization (magnetically harder than the free magnetic layer). A tunneling barrier, such as a tunneling dielectric or tunneling oxide, is one located between free and fixed magnetic layers. A fixed magnetic layer may be patterned to create inputs and outputs to an associated circuit. Magnetization may be written by spin transfer torque effect while passing a current through the input electrodes. Magnetization may be read via the tunneling magneto-resistance effect while applying voltage to the output electrodes. In an embodiment, the role of the dielectric layer 208 is to cause a large magneto-resistance ratio. The magneto-resistance is the ratio of the difference between resistances when the two ferromagnetic layers have anti-parallel magnetizations and the resistance of the state with the parallel magnetizations.
Referring again to Figures 2 and 4, the portion of the spin transfer torque element 200 or
400 including the free magnetic layer 210, the tunneling barrier layer 208, and the fixed magnetic layer 206 is known as a magnetic tunneling junction. The free magnetic layer 210 and the fixed magnetic layer 206 may be ferromagnetic layers). The tunneling barrier layer 208, which separates the free magnetic layer 210 and the fixed magnetic layer 206, may have a thickness, e.g. a distance between the free magnetic layer 210 and the fixed magnetic layer 206 of about 1 nanometer or less, such that electrons can tunnel there through, if a bias voltage is applied between the free magnetic layer electrode 214/216 and the fixed magnetic layer electrode 202.
In an embodiment, the MTJ functions essentially as a resistor, where the resistance of an electrical path through the MTJ may exist in two resistive states, either "high" or "low," depending on the direction or orientation of magnetization in the free magnetic layer 210 and in the fixed magnetic layer 206. Referring to Figures 2 and 4, in the case that the spin direction is to the down (minority) in the free magnetic layer 210, a high resistive state exists, wherein direction of magnetization in the free magnetic layer 210 and the fixed magnetic layer 206 are substantially opposed or anti-parallel with one another. Referring again to Figures 2 and 4, in the case that the spin direction is up (majority) in the free magnetic layer 210, a low resistive state exists, wherein the direction of magnetization in the free magnetic layer 210 and the fixed magnetic layer 206 is substantially aligned or parallel with one another. It is to be understood that the terms "low" and "high" with regard to the resistive state of the MTJ are relative to one another. In other words, the high resistive state is merely a detectibly higher resistance than the low resistive state, and vice versa. Thus, with a detectible difference in resistance, the low and high resistive states can represent different bits of information (i.e. a "0" or a "1").
The direction of magnetization in the free magnetic layer 210 may be switched through a process call spin transfer torque ("STT") using a spin-polarized current. An electrical current is generally non-polarized (e.g. consisting of about 50% spin-up and about 50% spin-down electrons). A spin polarized current is one with a greater number of electrons of either spin-up or spin-down, which may be generated by passing a current through the fixed magnetic layer 206. The electrons of the spin polarized current from the fixed magnetic layer 206 tunnel through the tunneling barrier or dielectric layer 208 and transfers its spin angular momentum to the free magnetic layer 210, wherein the free magnetic layer 210 will orient its magnetic direction from anti -parallel to that of the fixed magnetic layer 206 or parallel. The free magnetic layer 210 may be returned to its original orientation by reversing the current.
Thus, the MTJ may store a single bit of information ("0" or "1") by its state of magnetization. The information stored in the MTJ is sensed by driving a current through the
MTJ. The free magnetic layer 210 does not require power to retain its magnetic orientations. As such, the state of the MTJ is preserved when power to the device is removed. Therefore, a spin transfer torque memory bit cell composed of the stack 200 or 400 of Figure 2 or 4, respectively, is, in an embodiment, non- volatile.
Although the method of fabricating the stack of layers 200 or 400 for, e.g., a spin transfer torque memory bit cell has not been described complete detail herein, it is understood that the steps for fabrication may include standard microelectronic fabrication processes such as lithography, etch, thin films deposition, planarization (such as chemical mechanical polishing (CMP)), diffusion, metrology, the use of sacrificial layers, the use of etch stop layers, the use of planarization stop layers, and/or any other associated action with microelectronic component fabrication.
In accordance with another embodiment of the present invention, one of the fixed magnetic layer 206, the free magnetic layer 210, or both, includes a half-metal material layer. In a first example, in one embodiment, a half-metal material layer is included at the fixed magnetic layer 206 and dielectric layer 208 interface. In a specific such embodiment, the fixed magnetic layer 206 is a single layer composed of the half-metal material. However, in another specific embodiment, only a portion of the fixed magnetic layer 206 is composed of the half-metal material. In a second example, in another embodiment, a half-metal material layer is included at the free magnetic layer 210 and dielectric layer 208 interface. In a specific such embodiment, the free magnetic layer 210 is a single layer composed of the half-metal material. However, in another specific embodiment, only a portion of the free magnetic layer 210 is composed of the half-metal material, e.g., as a sub-layer at the interface with the dielectric layer 208. In a third example, in yet another embodiment, a first half-metal material layer is included at the fixed magnetic layer 206 and dielectric layer 208 interface and a second half-metal material layer is included at the free magnetic layer 210 and dielectric layer 208 interface. In an embodiment, half-metals (e.g. Heusler alloys) are included to increase the difference between anti-parallel resistance (RAP) and parallel resistance (RP) (i.e. AR) in magnetic tunneling junction (MTJ) devices.
In an embodiment, the half-metal material layers described above are referred to as a
Heusler alloy, which is a ferromagnetic metal alloy based on a Heusler phase. Heusler phases may be intermetallics with particular composition and face-centered cubic crystal structure. The materials are ferromagnetic, even though the constituting elements are not, as a result of the double-exchange mechanism between neighboring magnetic ions. The materials usually include manganese ions, which sit at the body centers of the cubic structure and carry most of the magnetic moment of the alloy. In a specific embodiment, the half-metal material layer included in either the fixed magnetic layer 206, the free magnetic layer 210, or both, are material layers such as, but not limited to, Cu2MnAl, Cu2MnIn, Cu2MnSn, Ni2MnAl, Ni2MnIn, Ni2MnSn, Ni2MnSb, Ni2MnGa, Co2MnAl, Co2MnSi, Co2MnGa, Co2MnGe, Pd2MnAl, Pd2MnIn, Pd2MnSn, Pd2MnSb, Co2FeSi, Fe3Si, Fe2Val, Mn2VGa, or Co2FeGe.
Referring again to the description associated with Figures 2 and 4, a stack of layers including magnetic material layers and a conductive oxide layer, e.g., which are used in a magnetic tunneling junction, may be used to fabricate as memory bit cell. For example, Figure 5 illustrates a schematic of a spin transfer torque memory bit cell 500 which includes a spin transfer torque element 510, in accordance with an embodiment of the present invention.
Referring to Figure 5, the spin transfer torque element 510 may include a free magnetic layer electrode 512 with a free magnetic layer 514 adjacent the free magnetic layer electrode 512, a fixed magnetic layer electrode 516 adjacent a fixed magnetic layer 518, and a tunneling barrier or dielectric layer 522 disposed between the free magnetic layer 514 and the fixed magnetic layer 518. In an embodiment, the free magnetic layer electrode 512 includes a conductive oxide layer adjacent the free magnetic layer 514. In an embodiment, the spin transfer torque element 510 is based on perpendicular magnetism.
A first dielectric element 523 and a second dielectric element 524 may be formed adjacent the fixed magnetic layer electrode 516, the fixed magnetic layer 518, and the tunneling barrier or dielectric layer 522. The fixed magnetic layer electrode 516 may be electrically connected to a bit line 532. The free magnetic layer electrode 512 may be coupled with a transistor 534. The transistor 534 may be coupled with a word line 536 and a source line 538 in a manner that will be understood to those skilled in the art. The spin transfer torque memory bit cell 500 may further include additional read and write circuitry (not shown), a sense amplifier (not shown), a bit line reference (not shown), and the like, as will be understood by those skilled in the art, for the operation of the spin transfer torque memory bit cell 500. It is to be understood that a plurality of the spin transfer torque memory bit cells 500 may be operably connected to one another to form a memory array (not shown), wherein the memory array can be incorporated into a non-volatile memory device. It is to be understood that the transistor 534 may be connected to the fixed magnetic layer electrode 516 or the free magnetic layer electrode 512, although only the latter is shown.
Figure 6 illustrates a block diagram of an electronic system 600, in accordance with an embodiment of the present invention. The electronic system 600 can correspond to, for example, a portable system, a computer system, a process control system, or any other system that utilizes a processor and an associated memory. The electronic system 600 may include a microprocessor 602 (having a processor 604 and control unit 606), a memory device 608, and an input/output device 610 (it is to be understood that the electronic system 600 may have a plurality of processors, control units, memory device units and/or input/output devices in various embodiments). In one embodiment, the electronic system 600 has a set of instructions that define operations which are to be performed on data by the processor 604, as well as, other transactions between the processor 604, the memory device 608, and the input/output device 610. The control unit 606 coordinates the operations of the processor 604, the memory device 608 and the input/output device 610 by cycling through a set of operations that cause instructions to be retrieved from the memory device 608 and executed. The memory device 608 can include a spin transfer torque element as described in the present description. In an embodiment, the memory device 608 is embedded in the microprocessor 602, as depicted in Figure 6.
Figure 7 illustrates a computing device 700 in accordance with one implementation of the invention. The computing device 700 houses a board 702. The board 702 may include a number of components, including but not limited to a processor 704 and at least one communication chip 706. The processor 704 is physically and electrically coupled to the board 702. In some implementations the at least one communication chip 706 is also physically and electrically coupled to the board 702. In further implementations, the communication chip 706 is part of the processsor 704. Depending on its applications, computing device 700 may include other components that may or may not be physically and electrically coupled to the board 702. These other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
The communication chip 706 enables wireless communications for the transfer of data to and from the computing device 700. The term "wireless" and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non- solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 706 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev- DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. The computing device 700 may include a plurality of communication chips 706. For instance, a first communication chip 706 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 706 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
The processor 704 of the computing device 700 includes an integrated circuit die packaged within the processor 704. In some implementations of the invention, the integrated circuit die of the processor includes one or more devices, such as spin transfer torque memory built in accordance with implementations of the invention. The term "processor" may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
The communication chip 706 also includes an integrated circuit die packaged within the communication chip 706. In accordance with another implementation of the invention, the integrated circuit die of the communication chip includes one or more devices, such as spin transfer torque memory built in accordance with implementations of the invention. In further implementations, another component housed within the computing device 700 may contain an integrated circuit die that includes one or more devices, such as spin transfer torque memory built in accordance with implementations of the invention.
In various implementations, the computing device 700 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set- top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, the computing device 700 may be any other electronic device that processes data.
Accordingly, one or more embodiments of the present invention relate generally to the fabrication of microelectronic memory. The microelectronic memory may be non-volatile, wherein the memory can retain stored information even when not powered. One or more, embodiments of the present invention relate to the fabrication of a perpendicular spin transfer torque memory element for non- volatile microelectronic memory devices. Such an element may be used in an embedded non- volatile memory, either for its non- volatility, or as a replacement for embedded dynamic random access memory (eDRAM). For example, such an element may be used for IT- IX memory (X = capacitor or resistor) at competitive cell sizes within a given technology node.
Thus, embodiments of the present invention include perpendicular spin transfer torque memory (STTM) devices with enhanced stability and methods of fabricating perpendicular STTM devices with enhanced stability.
In an embodiment, a material layer stack for a magnetic tunneling junction includes a fixed magnetic layer. A dielectric layer is disposed above the fixed magnetic layer. A free magnetic layer is disposed above the dielectric layer. A conductive oxide material layer is disposed on the free magnetic layer.
In one embodiment, the free magnetic layer includes iron/cobalt (Fe/Co) atoms, and at least a portion of the Fe/Co atoms at an interface between the conductive oxide material layer and the free magnetic layer are oxidized.
In one embodiment, the free magnetic layer is composed of CoFeB, and the interface between the conductive oxide material layer and the free magnetic layer provides a perpendicular magnetic component for the magnetic tunneling junction.
In one embodiment, the dielectric layer is composed of magnesium oxide (MgO), the free magnetic layer is disposed on the dielectric layer, at least a portion of the Fe/Co atoms at an interface between the dielectric layer and the free magnetic layer are oxidized, and the interface between the dielectric layer and the free magnetic layer provides a second perpendicular magnetic component for the magnetic tunneling junction.
In one embodiment, the material layer stack further includes one or more pairs of alternating magnetic and non-magnetic layers disposed on the conductive oxide material layer.
In one embodiment, the alternating magnetic and non-magnetic layers are composed of cobalt (Co) and palladium (Pd), respectively, with a Co layer disposed on the conductive oxide material layer, and an interface between the conductive oxide material layer and the Co layer provides a third perpendicular magnetic component for the magnetic tunneling junction.
In one embodiment, the material layer stack further includes one or more pairs of alternating magnetic and non-magnetic layers disposed on the conductive oxide material layer, with a magnetic layer disposed on the conductive oxide material layer, and an interface between the conductive oxide material layer and the magnetic layer provides a perpendicular magnetic component for the magnetic tunneling junction.
In one embodiment, the conductive oxide material layer is composed of a material such as, but not limited to, an oxide of tantalum, In203-x, V02, V203, W02, Sn-doped In203 (ITO), and doped ZnO, with In or Ga, for example, or RuO.
In one embodiment, the conductive oxide material layer is approximately 10-1000 times more conductive than the dielectric layer.
In one embodiment, the magnetic tunneling junction is a perpendicular magnetic tunneling junction.
In an embodiment, a non- volatile memory device includes a bottom electrode. A fixed magnetic layer is disposed above the bottom electrode. A dielectric layer is disposed above the fixed magnetic layer. A free magnetic layer is disposed above the dielectric layer. A conductive oxide material layer is disposed on the free magnetic layer. A top electrode is disposed above the conductive oxide material layer. A transistor is electrically connected to the top or the bottom electrode, a source line, and a word line.
In one embodiment, the free magnetic layer comprises iron/cobalt (Fe/Co) atoms, and at least a portion of the Fe/Co atoms at an interface between the conductive oxide material layer and the free magnetic layer are oxidized.
In one embodiment, the free magnetic layer is composed of CoFeB, and the interface between the conductive oxide material layer and the free magnetic layer provides a perpendicular magnetic component for the non- volatile memory device.
In one embodiment, the dielectric layer is composed of magnesium oxide (MgO), the free magnetic layer is disposed on the dielectric layer, at least a portion of the Fe atoms at an interface between the dielectric layer and the free magnetic layer are oxidized, and the interface between the dielectric layer and the free magnetic layer provides a second perpendicular magnetic component for the non- volatile memory device.
In one embodiment, the non- volatile memory device further includes one or more pairs of alternating magnetic and non-magnetic layers disposed on the conductive oxide material layer, below the top electrode.
In one embodiment, the alternating magnetic and non-magnetic layers are composed of cobalt (Co) and palladium (Pd), respectively, with a Co layer disposed on the conductive oxide material layer, and an interface between the conductive oxide material layer and the Co layer provides a third perpendicular magnetic component for the non- volatile memory device.
In one embodiment, the non- volatile memory device further includes one or more pairs of alternating magnetic and non-magnetic layers disposed on the conductive oxide material layer, below the top electrode, with a magnetic layer disposed on the conductive oxide material layer, and an interface between the conductive oxide material layer and the magnetic layer provides a perpendicular magnetic component for the non- volatile memory device.
In one embodiment, the conductive oxide material layer is composed of a material such as, but not limited to, an oxide of tantalum, In203-x, V02, V203, W02, Sn-doped In203 (ITO), and doped ZnO, with In or Ga, for example, or RuO.
In one embodiment, the conductive oxide material layer is approximately 10-1000 times more conductive than the dielectric layer.
In one embodiment, the non- volatile memory device is a perpendicular spin torque transfer memory (STTM) device.
In one embodiment, the non- volatile memory device further includes an anti- ferromagnetic layer disposed between the bottom electrode and the fixed magnetic layer.
In an embodiment, a method of fabricating a material layer stack for a magnetic tunneling junction includes forming a free magnetic layer on a dielectric layer, and forming a conductive oxide material layer on the free magnetic layer.
In one embodiment, forming the conductive oxide material layer includes depositing a metal film and then consuming the metal film with oxygen.
In one embodiment, forming the conductive oxide material layer includes depositing a metal film in the presence of oxygen to consume the metal in situ.
In one embodiment, forming the conductive oxide material layer includes depositing a conductive oxide film stoichiometrically. In one embodiment, forming the conductive oxide material layer includes forming a layer of material such as, but not limited to, an oxide of tantalum, In203-x, V02, V203, W02, Sn- doped In203 (ITO), and doped ZnO, with In or Ga, for example, or RuO.
In one embodiment, forming the conductive oxide material layer includes oxidizing a portion of the free magnetic layer.

Claims

CLAIMS What is claimed is:
1. A material layer stack for a magnetic tunneling junction, the material layer stack comprising: a fixed magnetic layer;
a dielectric layer disposed above the fixed magnetic layer;
a free magnetic layer disposed above the dielectric layer; and
a conductive oxide material layer disposed on the free magnetic layer.
2. The material layer stack of claim 1, wherein the free magnetic layer comprises iron/cobalt (Fe/Co) atoms, and wherein at least a portion of the Fe/Co atoms at an interface between the conductive oxide material layer and the free magnetic layer are oxidized.
3. The material layer stack of claim 2, wherein the free magnetic layer comprises CoFeB, and wherein the interface between the conductive oxide material layer and the free magnetic layer provides a perpendicular magnetic component for the magnetic tunneling junction.
4. The material layer stack of claim 2, wherein the free magnetic layer comprises a Heusler material comprising cobalt (Co), iron (Fe), or both.
5. The material layer stack of claim 3, wherein the dielectric layer comprises magnesium oxide (MgO), the free magnetic layer is disposed on the dielectric layer, at least a portion of the Fe atoms at an interface between the dielectric layer and the free magnetic layer are oxidized, and the interface between the dielectric layer and the free magnetic layer provides a second perpendicular magnetic component for the magnetic tunneling junction.
6. The material layer stack of claim 5, further comprising:
one or more pairs of alternating magnetic and non-magnetic layers disposed on the
conductive oxide material layer.
7. The material layer stack of claim 6, wherein the alternating magnetic and non-magnetic layers comprise cobalt (Co) and palladium (Pd), respectively, with a Co layer disposed on the conductive oxide material layer, and wherein an interface between the conductive oxide material layer and the Co layer provides a third perpendicular magnetic component for the magnetic tunneling junction.
8. The material layer stack of claim 1, further comprising:
one or more pairs of alternating magnetic and non-magnetic layers disposed on the
conductive oxide material layer, with a magnetic layer disposed on the conductive oxide material layer, wherein an interface between the conductive oxide material layer and the magnetic layer provides a perpendicular magnetic component for the magnetic tunneling junction.
9. The material layer stack of claim 1, wherein the conductive oxide material layer comprises a material selected from the group consisting of an oxide of tantalum, Ιη2θ3_χ, V02, V2O3, W02, Sn-doped In2C>3 (ITO), In- or Ga-doped ZnO, and RuO.
10. The material layer stack of claim 1, wherein the conductive oxide material layer is approximately 10-1000 times more conductive than the dielectric layer.
11. The material layer stack of claim 1 , wherein the magnetic tunneling junction is a perpendicular magnetic tunneling junction.
12. A non-volatile memory device, comprising:
a bottom electrode;
a fixed magnetic layer disposed above the bottom electrode;
a dielectric layer disposed above the fixed magnetic layer;
a free magnetic layer disposed above the dielectric layer;
a conductive oxide material layer disposed on the free magnetic layer;
a top electrode disposed above the conductive oxide material layer; and
a transistor electrically connected to the top or the bottom electrode, a source line, and a word line.
13. The non- volatile memory device of claim 12, wherein the free magnetic layer comprises iron/cobalt (Fe/Co) atoms, and wherein at least a portion of the Fe/Co atoms at an interface between the conductive oxide material layer and the free magnetic layer are oxidized.
14. The non- volatile memory device of claim 13, wherein the free magnetic layer comprises CoFeB, and wherein the interface between the conductive oxide material layer and the free magnetic layer provides a perpendicular magnetic component for the non- volatile memory device.
15. The non- volatile memory device of claim 13, wherein the free magnetic layer comprises a Heusler material comprising cobalt (Co), iron (Fe), or both.
16. The non- volatile memory device of claim 14, wherein the dielectric layer comprises magnesium oxide (MgO), the free magnetic layer is disposed on the dielectric layer, at least a portion of the Fe/Co atoms at an interface between the dielectric layer and the free magnetic layer are oxidized, and the interface between the dielectric layer and the free magnetic layer provides a second perpendicular magnetic component for the non-volatile memory device.
17. The non- volatile memory device of claim 16, further comprising:
one or more pairs of alternating magnetic and non-magnetic layers disposed on the
conductive oxide material layer, below the top electrode.
18. The non- volatile memory device of claim 17, wherein the alternating magnetic and nonmagnetic layers comprise cobalt (Co) and palladium (Pd), respectively, with a Co layer disposed on the conductive oxide material layer, and wherein an interface between the conductive oxide material layer and the Co layer provides a third perpendicular magnetic component for the nonvolatile memory device.
19. The non- volatile memory device of claim 12, further comprising:
one or more pairs of alternating magnetic and non-magnetic layers disposed on the
conductive oxide material layer, below the top electrode, with a magnetic layer disposed on the conductive oxide material layer, wherein an interface between the conductive oxide material layer and the magnetic layer provides a perpendicular magnetic component for the non-volatile memory device.
20. The non- volatile memory device of claim 12, wherein the conductive oxide material layer comprises a material selected from the group consisting of an oxide of tantalum, Ιη2θ3_χ, V02, V203, W02, Sn-doped ln203 (ITO), In- or Ga-doped ZnO, and RuO.
21. The non- volatile memory device of claim 12, wherein the conductive oxide material layer is approximately 10-1000 times more conductive than the dielectric layer.
22. The non- volatile memory device of claim 12, wherein the non- volatile memory device is a perpendicular spin torque transfer memory (STTM) device.
23. The non- volatile memory device of claim 12, further comprising:
an anti-ferromagnetic layer disposed between the bottom electrode and the fixed magnetic layer.
24. A method of fabricating a material layer stack for a magnetic tunneling junction, the method comprising:
forming a free magnetic layer on a dielectric layer; and
forming a conductive oxide material layer on the free magnetic layer.
25. The method of claim 24, wherein forming the conductive oxide material layer comprises depositing a metal film and then consuming the metal film with oxygen.
26. The method of claim 24, wherein forming the conductive oxide material layer comprises depositing a metal film in the presence of oxygen to consume the metal in situ.
27. The method of claim 24, wherein forming the conductive oxide material layer comprises depositing a conductive oxide film stoichiometrically.
28. The method of claim 24, wherein forming the conductive oxide material layer comprises forming a layer of material selected from the group consisting of an oxide of tantalum, Ιη2θ3_χ, V02, V203, W02, Sn-doped ln203 (ITO), In- or Ga-doped ZnO, and RuO.
29. The method of claim 24, wherein forming the conductive oxide material layer comprises oxidizing a portion of the free magnetic layer.
PCT/US2013/045498 2012-12-21 2013-06-12 Perpendicular spin transfer torque memory (sttm) device with enhanced stability and method to form same Ceased WO2014098969A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
DE112013005561.9T DE112013005561B4 (en) 2012-12-21 2013-06-12 Vertical spin transfer torque storage (STTM) device with improved stability
CN201380060955.XA CN104813472B (en) 2012-12-21 2013-06-12 Vertical spin transfer torque memory (STTM) device with enhanced stability and method of forming same
KR1020157011201A KR101708844B1 (en) 2012-12-21 2013-06-12 Perpendicular spin transfer torque memory (sttm) device with enhanced stability and method to form same
GB1510575.2A GB2523934B (en) 2012-12-21 2013-06-12 Perpendicular spin transfer torque memory (STTM) device with enhanced stability and method to form same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/723,893 2012-12-21
US13/723,893 US8796797B2 (en) 2012-12-21 2012-12-21 Perpendicular spin transfer torque memory (STTM) device with enhanced stability and method to form same

Publications (1)

Publication Number Publication Date
WO2014098969A1 true WO2014098969A1 (en) 2014-06-26

Family

ID=50973698

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2013/045498 Ceased WO2014098969A1 (en) 2012-12-21 2013-06-12 Perpendicular spin transfer torque memory (sttm) device with enhanced stability and method to form same

Country Status (6)

Country Link
US (4) US8796797B2 (en)
KR (1) KR101708844B1 (en)
CN (1) CN104813472B (en)
DE (1) DE112013005561B4 (en)
GB (1) GB2523934B (en)
WO (1) WO2014098969A1 (en)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8796797B2 (en) * 2012-12-21 2014-08-05 Intel Corporation Perpendicular spin transfer torque memory (STTM) device with enhanced stability and method to form same
JP6195974B2 (en) * 2013-03-28 2017-09-13 インテル・コーポレーション Highly stable spintronic memory
US20140339661A1 (en) * 2013-05-20 2014-11-20 T3Memory, Inc. Method to make mram using oxygen ion implantation
US20150137286A1 (en) * 2013-05-31 2015-05-21 T3Memory, Inc. Method to form mram by dual ion implantation
JP2015060970A (en) * 2013-09-19 2015-03-30 株式会社東芝 Magnetoresistive element and magnetic memory
US9306063B2 (en) 2013-09-27 2016-04-05 Intel Corporation Vertical transistor devices for embedded memory and logic technologies
US9634237B2 (en) * 2014-12-23 2017-04-25 Qualcomm Incorporated Ultrathin perpendicular pinned layer structure for magnetic tunneling junction devices
US10522739B2 (en) 2015-06-26 2019-12-31 Intel Corporation Perpendicular magnetic memory with reduced switching current
EP3350850A4 (en) 2015-09-18 2019-05-08 INTEL Corporation SPIN TRANSFER TORQUE MEMORY (STTM), ITS METHODS OF FORMATION USING NON-COMPLIANT INSULATION, AND DEVICES INCLUDING THE SAME
KR102460468B1 (en) * 2015-12-24 2022-10-31 인텔 코포레이션 Memory cell having improved tunneling magnetoresistance ratio, memory device and system comprising same
KR102511828B1 (en) 2016-06-29 2023-03-21 삼성전자주식회사 Method for manufacturing magnetic memory device
WO2018004698A1 (en) * 2016-07-01 2018-01-04 Intel Corporation Device, system and method for improved magnetic anisotropy of a magnetic tunnel junction
KR102511914B1 (en) 2016-08-04 2023-03-21 삼성전자주식회사 Magnetic memory device and method for manufacturing the same
WO2018063159A1 (en) * 2016-09-27 2018-04-05 Intel Corporation Spin transfer torque memory devices having heusler magnetic tunnel junctions
WO2018063177A1 (en) * 2016-09-28 2018-04-05 Intel Corporation Spin transfer torque memory device having a pmos transistor coupled to a spin transfer torque element
US20180151210A1 (en) * 2016-11-30 2018-05-31 Western Digital Technologies, Inc. Shared source line architectures of perpendicular hybrid spin-torque transfer (stt) and spin-orbit torque (sot) magnetic random access memory
WO2018125244A1 (en) * 2016-12-30 2018-07-05 Intel Corporation Perpendicular magnetic tunnel junction (pmtj) devices having thermally resistive layers
WO2018125210A1 (en) * 2016-12-30 2018-07-05 Intel Corporation Diffusion insensitive heusler spin transfer torque memory devices
WO2018125196A1 (en) * 2016-12-30 2018-07-05 Intel Corporation Spin transfer torque memory devices having heusler magnetic tunnel junctions
US10177305B2 (en) * 2017-01-19 2019-01-08 International Business Machines Corporation Templating layers for perpendicularly magnetized heusler films
CN106816529B (en) * 2017-01-22 2019-01-29 北京航空航天大学 A spintronic device using phase-change material as a tunneling layer
WO2018182645A1 (en) * 2017-03-30 2018-10-04 Intel Corporation Spintronic memory with perforated cap layer
WO2018182651A1 (en) * 2017-03-30 2018-10-04 Intel Corporation Perpendicular spin transfer torque memory (psttm) devices with enhanced anisotropy and methods to form the same
US10896690B1 (en) 2017-06-07 2021-01-19 Sandisk Technologies Llc Magnetic head with current assisted magnetic recording and method of making thereof
US10891974B1 (en) 2017-06-07 2021-01-12 Sandisk Technologies Llc Magnetic head with current assisted magnetic recording and method of making thereof
WO2019005158A1 (en) * 2017-06-30 2019-01-03 Intel Corporation Spin orbit torque (sot) memory devices with enhanced thermal stability and methods to form same
WO2019005157A1 (en) * 2017-06-30 2019-01-03 Intel Corporation Perpendicular spin transfer torque memory (psttm) devices with enhanced stability and high tunneling magnetoresistance ratio and methods to form the same
US10396123B2 (en) 2017-07-26 2019-08-27 International Business Machines Corporation Templating layers for perpendicularly magnetized Heusler films
JP6832818B2 (en) * 2017-09-21 2021-02-24 キオクシア株式会社 Magnetic storage device
US10672832B2 (en) 2017-11-08 2020-06-02 Taiwan Semiconductor Manufacturing Co., Ltd. Magnetic detection circuit, MRAM and operation method thereof
WO2019135743A1 (en) * 2018-01-03 2019-07-11 Intel Corporation Filter layer for an in-plane top synthetic antiferromagnet (saf) stack for a spin orbit torque (sot) memory
WO2019172928A1 (en) 2018-03-09 2019-09-12 Intel Corporation Perpendicular spin transfer torque memory (psttm) devices with enhanced thermal stability and methods to form the same
US10516096B2 (en) * 2018-03-28 2019-12-24 Globalfoundries Singapore Pte. Ltd. Magnetic random access memory structures, integrated circuits, and methods for fabricating the same
US10839844B1 (en) 2018-06-18 2020-11-17 Western Digital Technologies, Inc. Current-assisted magnetic recording write head with wide conductive element in the write gap
US11386951B2 (en) * 2018-06-28 2022-07-12 Intel Corporation Multi-level magnetic tunnel junction (MTJ) devices including mobile magnetic skyrmions or ferromagnetic domains
US11430943B2 (en) 2018-06-28 2022-08-30 Intel Corporation Magnetic tunnel junction (MTJ) devices with a synthetic antiferromagnet (SAF) structure including a magnetic skyrmion
US10891975B1 (en) 2018-10-09 2021-01-12 SanDiskTechnologies LLC. Magnetic head with assisted magnetic recording and method of making thereof
US11017801B1 (en) 2018-10-09 2021-05-25 Western Digital Technologies, Inc. Magnetic head with assisted magnetic recording and method of making thereof
US10726892B2 (en) 2018-12-06 2020-07-28 Sandisk Technologies Llc Metallic magnetic memory devices for cryogenic operation and methods of operating the same
US11062752B2 (en) * 2019-01-11 2021-07-13 Intel Corporation Spin orbit torque memory devices and methods of fabrication
KR102702693B1 (en) 2019-12-13 2024-09-05 에스케이하이닉스 주식회사 Electronic device
JP2022049499A (en) * 2020-09-16 2022-03-29 キオクシア株式会社 Magnetic memory device
CN114689090B (en) * 2022-03-28 2024-04-09 杭州电子科技大学 An adaptive compensation method and circuit for Hall bar array output bias
KR20250067383A (en) * 2023-11-08 2025-05-15 삼성전기주식회사 Multilayer ceramic capacitor and method of preparing the same

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070253122A1 (en) * 2006-04-28 2007-11-01 Kabushiki Kaisha Toshiba Magneto-resistive element and method of manufacturing the same
US20100096716A1 (en) * 2007-02-12 2010-04-22 Yadav Technology Inc. Spin-transfer torque magnetic random access memory having magnetic tunnel junction with perpendicular magnetic anisotropy
US20100109110A1 (en) * 2008-10-30 2010-05-06 Seagate Technology Llc ST-RAM Cells with Perpendicular Anisotropy
US20120063218A1 (en) * 2010-09-14 2012-03-15 Avalanche Technology, Inc. Spin-transfer torque magnetic random access memory with perpendicular magnetic anisotropy multilayers
US20120146167A1 (en) * 2010-12-10 2012-06-14 Avalanche Technology Memory system having thermally stable perpendicular magneto tunnel junction (mtj) and a method of manufacturing same

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7345855B2 (en) * 2005-09-07 2008-03-18 International Business Machines Corporation Tunnel barriers based on rare earth element oxides
US7573736B2 (en) * 2007-05-22 2009-08-11 Taiwan Semiconductor Manufacturing Company Spin torque transfer MRAM device
JP4835614B2 (en) 2008-03-05 2011-12-14 ソニー株式会社 Nonvolatile magnetic memory device
WO2009133650A1 (en) * 2008-05-02 2009-11-05 国立大学法人大阪大学 Magnetization control method, information storage method, information storage element, and magnetic function element
US8217478B2 (en) 2008-10-10 2012-07-10 Seagate Technology Llc Magnetic stack with oxide to reduce switching current
US7944738B2 (en) 2008-11-05 2011-05-17 Micron Technology, Inc. Spin torque transfer cell structure utilizing field-induced antiferromagnetic or ferromagnetic coupling
KR101532752B1 (en) 2009-01-21 2015-07-02 삼성전자주식회사 Magnetic memory element
US8363459B2 (en) 2009-06-11 2013-01-29 Qualcomm Incorporated Magnetic tunnel junction device and fabrication
US10446209B2 (en) * 2009-08-10 2019-10-15 Samsung Semiconductor Inc. Method and system for providing magnetic tunneling junction elements having improved performance through capping layer induced perpendicular anisotropy and memories using such magnetic elements
US8913350B2 (en) * 2009-08-10 2014-12-16 Grandis, Inc. Method and system for providing magnetic tunneling junction elements having improved performance through capping layer induced perpendicular anisotropy and memories using such magnetic elements
JP5600344B2 (en) * 2010-03-10 2014-10-01 株式会社日立製作所 Magnetoresistive element and magnetic memory
JP5010702B2 (en) * 2010-03-19 2012-08-29 株式会社東芝 Magnetoresistive element, magnetic head assembly, and magnetic recording / reproducing apparatus
US9385308B2 (en) 2010-03-26 2016-07-05 Qualcomm Incorporated Perpendicular magnetic tunnel junction structure
US8546896B2 (en) 2010-07-16 2013-10-01 Grandis, Inc. Magnetic tunneling junction elements having magnetic substructures(s) with a perpendicular anisotropy and memories using such magnetic elements
KR20120021539A (en) * 2010-08-06 2012-03-09 삼성전자주식회사 Nonvolatile memory element and memory device including the same
JP2012043854A (en) * 2010-08-16 2012-03-01 Fujitsu Semiconductor Ltd Magnetic tunnel junction element and manufacturing method of the same
JP5782715B2 (en) 2011-01-07 2015-09-24 ソニー株式会社 Storage element and storage device
JP2012146727A (en) * 2011-01-07 2012-08-02 Sony Corp Storage element and storage device
JP5796349B2 (en) * 2011-05-23 2015-10-21 ソニー株式会社 Method for manufacturing memory element
JP2013033881A (en) * 2011-08-03 2013-02-14 Sony Corp Storage element and storage device
US8878318B2 (en) * 2011-09-24 2014-11-04 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and method for a MRAM device with an oxygen absorbing cap layer
JP2013115400A (en) * 2011-12-01 2013-06-10 Sony Corp Storage element, storage device
US8823118B2 (en) * 2012-01-05 2014-09-02 Headway Technologies, Inc. Spin torque transfer magnetic tunnel junction fabricated with a composite tunneling barrier layer
US10312433B2 (en) * 2012-04-06 2019-06-04 Taiwan Semiconductor Manufacturing Company, Ltd Reduction of capping layer resistance area product for magnetic device applications
US20140001586A1 (en) * 2012-06-28 2014-01-02 Industrial Technology Research Institute Perpendicularly magnetized magnetic tunnel junction device
US9252710B2 (en) * 2012-11-27 2016-02-02 Headway Technologies, Inc. Free layer with out-of-plane anisotropy for magnetic device applications
US8796797B2 (en) * 2012-12-21 2014-08-05 Intel Corporation Perpendicular spin transfer torque memory (STTM) device with enhanced stability and method to form same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070253122A1 (en) * 2006-04-28 2007-11-01 Kabushiki Kaisha Toshiba Magneto-resistive element and method of manufacturing the same
US20100096716A1 (en) * 2007-02-12 2010-04-22 Yadav Technology Inc. Spin-transfer torque magnetic random access memory having magnetic tunnel junction with perpendicular magnetic anisotropy
US20100109110A1 (en) * 2008-10-30 2010-05-06 Seagate Technology Llc ST-RAM Cells with Perpendicular Anisotropy
US20120063218A1 (en) * 2010-09-14 2012-03-15 Avalanche Technology, Inc. Spin-transfer torque magnetic random access memory with perpendicular magnetic anisotropy multilayers
US20120146167A1 (en) * 2010-12-10 2012-06-14 Avalanche Technology Memory system having thermally stable perpendicular magneto tunnel junction (mtj) and a method of manufacturing same

Also Published As

Publication number Publication date
GB201510575D0 (en) 2015-07-29
US9882123B2 (en) 2018-01-30
US20140308760A1 (en) 2014-10-16
US9478734B2 (en) 2016-10-25
CN104813472A (en) 2015-07-29
US20150255711A1 (en) 2015-09-10
US20140175575A1 (en) 2014-06-26
GB2523934A (en) 2015-09-09
DE112013005561B4 (en) 2023-10-12
US20170040530A1 (en) 2017-02-09
US9054302B2 (en) 2015-06-09
KR20150063515A (en) 2015-06-09
CN104813472B (en) 2017-11-28
GB2523934B (en) 2019-10-09
KR101708844B1 (en) 2017-02-21
US8796797B2 (en) 2014-08-05
DE112013005561T5 (en) 2015-08-20

Similar Documents

Publication Publication Date Title
GB2523934B (en) Perpendicular spin transfer torque memory (STTM) device with enhanced stability and method to form same
US9496486B2 (en) Perpendicular spin transfer torque memory (STTM) device having offset cells and method to form same
US20150091110A1 (en) Perpendicular Spin Transfer Torque Memory (STTM) Device with Coupled Free Magnetic Layers
US9728238B2 (en) Spin transfer torque memory (STTM) device with half-metal and method to write and read the device
KR102297275B1 (en) Magnetic diffusion barriers and filter in psttm mtj construction
US10804460B2 (en) Device, system and method for improved magnetic anisotropy of a magnetic tunnel junction
TWI552398B (en) Spin transfer torque memory (sttm) device with topographically smooth electrode and method to form same
US10878871B2 (en) Spin transfer torque memory (STTM) devices with decreased critical current and computing device comprising the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13863752

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 20157011201

Country of ref document: KR

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1120130055619

Country of ref document: DE

Ref document number: 112013005561

Country of ref document: DE

ENP Entry into the national phase

Ref document number: 1510575

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20130612

WWE Wipo information: entry into national phase

Ref document number: 1510575.2

Country of ref document: GB

122 Ep: pct application non-entry in european phase

Ref document number: 13863752

Country of ref document: EP

Kind code of ref document: A1