WO2014039693A1 - Dispositif semi-conducteur à couche active double et son procédé de fabrication - Google Patents

Dispositif semi-conducteur à couche active double et son procédé de fabrication Download PDF

Info

Publication number
WO2014039693A1
WO2014039693A1 PCT/US2013/058284 US2013058284W WO2014039693A1 WO 2014039693 A1 WO2014039693 A1 WO 2014039693A1 US 2013058284 W US2013058284 W US 2013058284W WO 2014039693 A1 WO2014039693 A1 WO 2014039693A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
approximately
over
semiconductor device
providing
Prior art date
Application number
PCT/US2013/058284
Other languages
English (en)
Inventor
Michael Marrs
Original Assignee
Arizona Board Of Regents, A Body Corporate Of The State Of Arizona Acting For And On Behalf Of Arizona State University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Arizona Board Of Regents, A Body Corporate Of The State Of Arizona Acting For And On Behalf Of Arizona State University filed Critical Arizona Board Of Regents, A Body Corporate Of The State Of Arizona Acting For And On Behalf Of Arizona State University
Publication of WO2014039693A1 publication Critical patent/WO2014039693A1/fr
Priority to US14/642,563 priority Critical patent/US9991311B2/en
Priority to US14/642,550 priority patent/US9601530B2/en
Priority to US15/997,558 priority patent/US20180286912A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Definitions

  • PCT Application No. PCT/US 12/32388 claims the benefit of U.S. Provisional Application No. 61/472,992, filed April 7, 2011, and PCT Application No. PCT/US 12/32388 is a continuation-in-part application of U.S. Patent Application No. 13/298,451. Further, U.S. Patent Application No. 33/298,451 is a continuation of PCT Application No. PCT/US 10/36569, filed May 28, 2010.
  • PCT Application No. PCT/US 10/36569 claims the benefit of U.S. Provisional Application No. 61/182,464, filed May 29, 2009, and U.S. Provisional Application No. 61/230,051, filed July 30, 2009. Further, PCT Application No. PCT/US 10/36569 is a continuation-in-part application of (a) PCT Application No. PCT/US09/66114, filed November 30, 2009, which claims priority to U.S. Provisional Application No. 61/1 19,303, filed December 2, 2008; (b) PCT Application No. PCT/US09/661 11, filed November 30, 2009, which claims priority to U.S. Provisional Application No. 61/1 19,248, filed December 2, 2008; and (c) PCT Application No.
  • PCT/US09/66259 filed December 1, 2009. Further still, PCT Application No. PCT/US09/66259 claims the benefit of: (i) U.S. Provisional Application No. 61/119,217, filed December 2, 2008; (ii) U.S. Provisional Application No. 61/182,464; and (iii) U.S. Provisional Application No. 61/230,051.
  • This invention relates generally to semiconductor devices, and relates more particularly to dual active layer semiconductor devices and methods of manufacturing the same.
  • Thin film transistors are commonly used to electrically power electronic devices, such as, for example, electronic emitters and/or detectors. Many thin film transistors use amorphous silicon as an active layer, but using amorphous silicon can be disadvantageous as a result of the low mobility and low on off ratio of amorphous silicon. Likewise, the high temperature processing temperatures of amorphous silicon can also be disadvantageous when fabricating thin film transistors and/or electronic devices on flexible substrates.
  • FIG. 1 illustrates an example of a method of providing a semiconductor device, according to an embodiment
  • FIG. 2 illustrates an example is a procedure of providing a substrate assembly, according to the embodiment of FIG. 1 ;
  • FIG. 3 illustrates an example of a process of preparing a flexible substrate, according to the embodiment of FIG. 1 ;
  • FIG. 4 illustrates a top view of an example of the flexible substrate of FIG. 3, according to the embodiment of FIG. 1 ;
  • FIG. 5 illustrates a partial cross-sectional view of an example of the substrate assembly of FIG. 2 after attaching the flexible substrate of FIG. 3 to a protective template, according to the embodiment of FIG. 1 ;
  • FIG. 6 illustrates a partial cross-sectional view of an example of the substrate assembly of FIG. 2 after coupling a carrier substrate to the substrate assembly, according to the embodiment of FIG. 1 ;
  • FIG. 7 illustrates an example of a process of processing the substrate assembly of FIG. 2, according to the embodiment of FIG. 1;
  • FIG. 8 illustrates a cross-sectional view of an example of the substrate assembly of FIG. 2 after cutting the substrate assembly and removing the protective template of FIG. 5, according to the embodiment of FIG. 1;
  • FIG. 9 illustrates a cross-sectional view of an example of the substrate assembly of FIG. 2 after removing an alignment tab, according to the embodiment of FIG. 1;
  • FIG. 10 illustrates a cross-sectional view of an example of the substrate assembly of FIG. 2 after removing a protective material from the substrate assembly, according to the embodiment of FIG. 1 ;
  • FIG. 1 1 illustrates an example of a procedure of providing semiconductor elements, according to the embodiment of FIG. 1 ;
  • FIG. 12 illustrates an example of a process of providing one or more first semiconductor elements, according to the embodiment of FIG. 1 ;
  • FIG. 13 illustrates a cross-sectional view of an example of a device build area of an example of a semiconductor device after providing a gate metal layer, according to the embodiment of FIG. 1 ;
  • FIG. 14 illustrates a cross-sectional view of an example of a gate contact build area of an example of the semiconductor device of FIG. 13 after providing the gate metal layer, according to the embodiment of FIG. 1 ;
  • FIG. 15 illustrates a cross-sectional view of an example of the device build area of the semiconductor device of FIG. 13 after providing an active stack layer, according to the embodiment of FIG. 1 ;
  • FIG. 16 illustrates a cross-sectional view of an example of the gate contact build area of the semiconductor device of FIG. 14 after providing the active stack layer, according to the embodiment of FIG. 1 ;
  • FIG. 17 illustrates a cross-sectional view of an example of the device build area of the semiconductor device of FIG. 13 after providing a mesa passivation layer, according to the embodiment of FIG. 1 ;
  • FIG. 18 illustrates a cross-sectional view of an example of the gate contact build area of the semiconductor device of FIG. 14 after providing the mesa passivation layer, according to the embodiment of FIG. 1 ;
  • FIG. 19 illustrates a cross-sectional view of an example of the device build area of the semiconductor device of FIG. 13 after conducting one or more post-mesa passivation layer etches, according to the embodiment of FIG. 1 ;
  • FIG. 20 illustrates a cross-sectional view of an example of the gate contact build area of the semiconductor device of FIG. 14 after conducting one or more post-mesa passivation layer etches, according to the embodiment of FIG. 1 ;
  • FIG. 21 i llustrates a cross-sectional view of an example of the device build area of the semiconductor device of FIG. 13 after providing one or more contact elements, according to the embodiment of FIG. 1 ;
  • FIG. 22 illustrates a cross-sectional view of an example of the gate contact build area of the semiconductor device of FIG. 14 after providing one or more contact elements, according to the embodiment of FIG. 1 ;
  • FIG. 23 illustrates an example of a process of providing a first dielectric material, according to the embodiment of FIG. 1;
  • FIG. 24 illustrates a cross-sectional view of an example of the device build area of the semiconductor device of FIG. 13 after etching a base dielectric material, a first dielectric material, and a second dielectric material, according to the embodiment of FIG. 1 ;
  • FIG. 25 illustrates a cross-sectional view of an example of the device build area of the example of the semiconductor device of FIG. 13 after providing an N-type layer, according to the embodiment of FIG. 1 ;
  • FIG. 26 illustrates a cross-sectional view of an example of the device build area of the example of the semiconductor device of FIG. 13 after providing an intrinsic layer, a P-type layer, and an ITO layer, according to the em bodiment of FIG. 1 ;
  • FIG. 27 illustrates an example of a method of planarizing a flexible substrate, according to another embodiment
  • FIG. 28 illustrates a cross-sectional view of an example of a semiconductor device according to the method of FIG. 27, according to the embodiment of FIG. 27;
  • FIG. 29 illustrates a top view of portions of the semiconductor device represented in FIGs. 13 and 14, according to the embodiment of FIG. 1;
  • FIG. 30 illustrates a graph of thickness of a dielectric material versus spin rate of a substrate
  • FIG. 3 1 illustrates a patterned active layer when the patterned active layer comprises multiple constituent active layers, according the embodiment of FIG. 1 ;
  • FIG. 32 illustrates a cross-sectional view of an example of the device build area of the example of the semiconductor device of FIG. 13 after providing a silicon nitride layer, according the embodiment of FIG. 1 ;
  • FIG. 33 illustrates an exemplary imaging system implementing the semiconductor device of FIGs. 1 , 26, 29, & 32, according to an embodiment
  • FIG. 34 illustrates an exemplary circuit diagram modeling a pixel, according to the embodiment of FIG. 33;
  • FIG. 35 illustrates a flow chart for an embodiment of a method of manufacturing an imaging system
  • FIG. 36 illustrates an exemplary activity of providing an active matrix pixel array, according to the embodiment of FIG. 35;
  • FIG. 37 illustrates an exemplary activity of providing a pixel, according to the embodiment of FIG. 35;
  • FIG. 38 illustrates an exemplary activity of providing a transistor over the flexible substrate, according to the embodiment of FIG. 35;
  • FIG. 39 illustrates an exemplary activity of providing a photodiode over the transistor, according to the embodiment of FIG. 35;
  • FIG. 40 illustrates a flow chart for an embodiment of a method of imaging an object with an imaging system
  • FIG. 41 illustrates a computer system that is suitable for implementing part of the functionality of the imaging system of FIG. 33 and/or the methods of FIGs. 35 and/or 40; and [0052]
  • FIG. 42 illustrates a representative block diagram of an example of the elements included in the circuit boards inside chassis of the computer system of FIG. 41.
  • Couple should be broadly understood and refer to connecting two or more elements or signals, electrically, mechanically and/or otherwise.
  • Two or more electrical elements may be electrically coupled but not be mechanically or otherwise coupled; two or more mechanical elements may be mechanically coupled, but not be electrically or otherwise coupled; two or more electrical elements may be mechanically coupled, but not be electrically or otherwise coupled.
  • Coupling may be for any length of time, e.g., permanent or semi-permanent or only for an instant.
  • Electrode coupling and the like should be broadly understood and include coupling involving any electrical signal, whether a power signal, a data signal, and/or other types or combinations of electrical signals.
  • Mechanical coupling and the like should be broadly understood and include mechanical coupling of all types.
  • Some embodiments include a semiconductor device.
  • the semiconductor device comprises a transistor and one or more semiconductor elements over the transistor.
  • the transistor comprises a gate metal layer, a transistor composite active layer, and one or more contact elements forming a diode over the transistor composite active layer.
  • the transistor composite active layer comprises a first active layer and a second active layer. The first active layer is over the gate metal layer, and the second active layer is over the first active layer.
  • the semiconductor element(s) can comprise an N-type layer over the transistor, an 1 layer over the N-type layer, and a P-type layer over the I layer.
  • Various embodiments include a method of manufacturing a semiconductor device.
  • the method can comprise providing a transistor.
  • Providing the transistor can comprise: providing a gate metal layer; providing a transistor composite active layer, where providing the transistor composite active layer comprises providing a first active layer over the gate metal layer and providing a second active layer over the first active layer; and providing one or more contact elements over the transistor active layer.
  • the method can comprise providing one or more semiconductor elements over the transistor.
  • Providing the one or more semiconductor elements can comprise: providing an N-type layer over the transistor; providing an I layer over the N-type layer; and providing a P-type layer over the I layer.
  • bow and/or “bowing” as used herein can mean the curvature of a layer and/or multiple layers about a median plane, which is parallel to the top and bottom sides, or major (e.g., outermost) surfaces of the layer and/or layer(s).
  • warping as used herein can mean the linear displacement of the surface of a layer and/or multiple layers with respect to a z-axis, which is perpendicular to the top and bottom sides, or major (e.g., outermost) surfaces of the layer and/or layer(s).
  • the term “distortion” as used herein can mean the displacement of a layer and/or multiple layers in-plane (i.e., the x-y plane, which is parallel to the top and bottom sides, or major (e.g., outermost) surfaces of the substrate).
  • distortion could include shrinkage in the x-y plane of a layer and/or multiple layers and/or expansion in the x-y plane of the layer and/or layer(s).
  • the term "CTE matched material” as used herein can mean a material that has a coefficient of thermal expansion (CTE) which differs from the CTE of a reference material by less than about 20 percent (%). Preferably, the CTEs differ by less than about 10%, 5%, 3%, or 1%.
  • '"polish can mean to lap and polish a surface or to only lap the surface.
  • FIG. 1 illustrates an example of method 100 of providing a semiconductor device, according to an embodiment.
  • method 100 can be considered a method of providing a thin fiim transistor on a flexible substrate.
  • Method 100 is merely exemplary and is not limited to the embodiments presented herein. Method 100 can be employed in many different embodiments or examples not specifically depicted or described herein.
  • Method 100 comprises procedure 1 10 of providing a substrate assembly.
  • the substrate assembly can comprise a flexible substrate.
  • the substrate assembly may be devoid of a flexible substrate, such as, for example, where the substrate assembly comprises a rigid substrate but not a flexible substrate.
  • FIG. 2 is a flow chart illustrating procedure 1 10 of providing the substrate assembly, according to the embodiment of FIG. 1. Where the substrate assembly comprises a rigid substrate but not a flexible substrate, processes 21 1, 212, and 214-218, as described below, can be omitted.
  • the rigid substrate can comprise the carrier substrate, as described below with respect to process 213.
  • Procedure 1 10 comprises process 21 1 of furnishing a flexible substrate.
  • flexible substrate as used herein means a free-standing substrate comprising a flexible material which readily adapts its shape.
  • process 21 1 can comprise furnishing a flexible substrate with a low elastic modulus.
  • a low elastic modulus can be considered an elastic modulus of less than approximately five GigaPascals (GPa).
  • the flexible substrate can comprise a plastic substrate.
  • flexible substrates can comprise polyethylene naphthalate (PEN), polyethylene terephthalate (PET), polyethersulfone (PES), polyimide, polycarbonate, cyclic olefin copolymer, or liquid crystal polymer.
  • the flexible substrate can comprise a coating at one or more sides of the flexible substrate.
  • the coating can improve the scratch resistance of the flexible substrate and/or help prevent outgassing or oligomer crystallization on the surface of the substrate.
  • the coating can planarize the side of the flexible substrate over which it is located. The coating also can help decrease distortion.
  • the coating can be located only at the side of the flexible substrate where the electrical device will be fabricated. In other examples, the coating can be at both sides of the flexible substrate.
  • the flexible substrate can be provided pre-planarized.
  • the flexible substrate can comprise a PEN substrate from DuPont Teijin Films of Tokyo, Japan, sold under the tradename "planarized Teonex® Q65.”
  • a flexible substrate can be planarized after being provided.
  • method 2700 FIG. 27 provides a method of planarizing a flexible substrate.
  • the thickness of the flexible or plastic substrate can be in the range of approximately 25 micrometers ( ⁇ ) to approximately 300 ⁇ . In the same or different embodiments, the thickness of the flexible or plastic substrate can be in the range of approximately 100 ,um to approximately 200 ⁇ .
  • the flexible substrate can be provided by cutting a sheet of a plastic substrate from a roll of the plastic material using a paper cutter or a pair of ceramic scissors.
  • the cut sheet can be blown clean with a nitrogen gun.
  • either or both of the cutting and blowing processes can be part of a process 212, described below, instead of being part of process 211.
  • Procedure 1 10 can continue with process 212 of preparing the flexible substrate.
  • FIG. 3 is a flow chart illustrating process 212 of preparing the flexible substrate, according to the embodiment of FIG. 1.
  • Process 212 can comprise activity 330 of baking the flexible substrate. Baking the flexible substrate can help release oligomers and other chemicals in the flexible substrate that could potentially leach out later during method 100 (FIG. 1 ).
  • the flexible substrate can be baked using a vacuum bake process.
  • the temperature in an oven containing the flexible substrate can be ramped up over approximately two to three hours to approximately 160 degrees Celsius (°C) to approximately 200°C.
  • the flexible substrate can be baked for one hour at approximately 160°C to approximately 200°C and at a pressure of approximately one milliTorr (mTorr) to approximately ten mTorr.
  • mTorr milliTorr
  • the temperature in the oven can be lowered to between approximately 90°C to approximately 1 15°C, and the flexible substrate can be baked for approximately eight more hours.
  • Other baking processes can be also be used. After the baking process is complete, the flexible substrate can be wiped clean of any residues or chemicals that were baked off.
  • process 212 can comprise activity 331 of providing a protective template.
  • the protective template can act as both a guide for the placement of the flexible substrate as well as a protective layer between the flexible substrate and the rollers and/or handling mechanisms of various processing equipment.
  • the protective template can comprise a sheet of mylar or any inexpensive plastic.
  • the protective template can comprise tape (e.g., a low tack tape).
  • one or more of activity 332-335 and activity 337, as described below, can be omitted.
  • the protective template can be 50 ⁇ to 15 mm thick and cut to a length of approximately 0.5 m (meters) to approximately 1.5 m.
  • the protective template can be folded in half and run through rollers (e.g., a hot roll laminator) to help lock in the fold.
  • a line trace of a carrier substrate can also be made on the back side of the protective sheet as part of activity 331.
  • the protective template can be baked at approximately 90°C to approximately 1 10°C for approximately five minutes to approximately ten minutes to help flatten the protective template.
  • Process 212 can continue with activity 332 of applying a protective material to at least a portion of a first surface of the flexible substrate.
  • a protective material can be applied over at least a portion of a planarized surface of the flexible substrate. In some examples, the protective material is not applied to a portion of the flexible substrate.
  • the protective material can prevent scratches and adhesive from covering the planarized surface of the flexible substrate and, thus, reduces defects.
  • blue low tack tape e.g., from Semiconductor Equipment Corporation, part number 18133-7.50
  • mylar could be used as the protective material.
  • the protective material can be approximately 25 ⁇ to approximately 100 ⁇ thick.
  • the protective material can be approximately 70 ⁇ thick.
  • the protective material is applied by rolling the protective material onto the planarized surface of the flexible substrate using a roller to remove air bubbles between the protective material and the flexible substrate.
  • process 212 can comprise activity 333 of cutting the flexible substrate and protective material into the shape of a wafer.
  • a punch cut template can be used to press the wafer shape into the flexible substrate (with the planarized side, if any, up) and/or the protective material.
  • the punch cut template can be used to create a temporary or permanent impression in the protective material and the flexible substrate at the same time.
  • the flexible substrate can be scrapped because the press cut can create cracks in a coating on the flexible substrate that propagate throughout the flexible substrate.
  • the flexible substrate and the protective material can be cut simultaneously with each other.
  • the flexible substrate and protective material can be cut using ceramic scissors approximately one millimeter outside the impression made by the punch cut template.
  • the flexible substrate can comprise a tab extending from the wafer shape in the flexible substrate and the protective material.
  • the tab can be used to help align the flexible substrate to a carrier substrate when traveling through a laminator in process 217 (FIG. 2).
  • FIG. 4 illustrates a top view of flexible substrate 450, according to the embodiment of FIG. 1.
  • Flexible substrate 450 can comprise body 452 and tab 451.
  • body 452 can have a circular shape.
  • the protective material that is located over flexible substrate 450 can also comprise a similarly shaped tab.
  • the tab is not part of the punch cut template and is cut freehand or freestyle into the flexible substrate and the protective material.
  • process 212 can continue with activity 334 of cleaning the flexible substrate.
  • the second or non-planarized side of the flexible substrate i.e., the side without the protective material
  • the planarized side of the flexible substrate having the protective material can be blown clean with a nitrogen gun.
  • both sides of the flexible substrate can be dry wiped and/or blown clean.
  • process 212 can comprise activity 335 of aligning the flexible substrate with a protective template.
  • the flexible substrate having the wafer shape with the tab can be aligned with the line trace of a carrier substrate drawn or made on the protective template in activity 331.
  • the line trace of the carrier substrate can be slightly larger than the wafer shape of the flexible substrate.
  • process 212 can comprise activity 336 of coupling the flexible substrate to the protective template.
  • the flexible substrate can be attached to the protective template by attaching a portion of the tab of the flexible substrate to the protective template.
  • a piece of double-sided tape can couple the tab of the flexible substrate to the protective template.
  • a portion of the protective material can be peeled off of and removed from the tab, and the double-sided tape can be coupled to the exposed portion of the tab of the flexible substrate.
  • the portion of the protective material can be peeled using tweezers and can be cut from the protective template using a pair of ceramic scissors.
  • FIG. 5 illustrates a partial cross-sectional view of substrate assembly 540 after attaching flexible substrate 450 to protective template 555, according to the embodiment of FIG. 1.
  • tape 556 can be coupled to flexible substrate 450 and protective template 555.
  • Protective material 553 can be coupled to flexible substrate 450, as described previously.
  • only one side of the flexible substrate is attached to the protective template. In other examples, both sides of the flexible substrate are attached to the protective template.
  • process 212 can comprise activity 337 of laminating the flexible substrate, the protective material, and the protective template.
  • the flexible substrate and the protective material can be located between the two folded halves of the protective template.
  • the flexible substrate, the protective material, and the protective template can be laminated using a hot roll laminator to remove air bubbles between the protective material and the protective template and also between the protective material and the flexible substrate.
  • the flexible substrate and the protective template can be placed over a guide sheet (e.g., a Lexan® guide sheet) and fed into the hot roll laminator.
  • the tab of the flexible substrate and the protective material can be fed first into the laminator.
  • the flexible substrate and the protective template are laminated at a pressure of approximately 120 kPa (kilopascals) to approximately 360 kPa and at a temperature of approximately 90 C C to approximately 110°C.
  • the lamination speed can be approximately one meter per minute to approximately two meters per minute.
  • procedure 1 10 can comprise process 213 of providing a carrier substrate.
  • the carrier substrate can be a 6, 8, 12, or 18 inch wafer or panel.
  • the carrier substrate can be any suitable size to accommodate a flexible substrate.
  • the carrier substrate can be a panel of approximately 300 mm by 350 mm, 300 mm by 400 mm, 320 mm by 400 mm, 365 mm by 460 mm, 370 mm by 400 mm, 370 mm by 470 mm, 400 mm by 500 mm, 550 mm by 650 mm, 680 mm by 880 mm, 730 mm by 920 mm, 1100 mm by 1250 mm, 1500 mm by 1800 mm, 1870 mm by 2200 mm, 2200 mm by 2500 mm, 2400 mm by 2800 mm, 2850 mm by 3050 mm, and 2880 mm by 3130 mm.
  • the carrier substrate can comprise a first surface and a second surface opposite the first surface.
  • at least one of the first surface and the second surface can be and/or has been polished. Polishing the surface that is not subsequently coupled to the flexible substrate can improve the ability of a vacuum or air chuck to handle the carrier substrate. Also, polishing the surface that is subsequently coupled to the flexible substrate can remove topological features of the surface of the carrier substrate that could cause roughness of the substrate assembly in the z-axis after the coupling with the flexible substrate.
  • the carrier substrate can comprise at least one of the following: alumina (AI2O 3 ), silicon, low CTE glass, steel, stainless steel, sapphire, barium borosilicate, soda lime silicate, an alkali silicate, or another material that is CTE matched to the flexible substrate.
  • the substrate assembly comprises a flexible substrate
  • the CTE of the carrier substrate can be matched to the CTE of the flexible substrate.
  • Non-matched CTEs can create stress between the carrier substrate and the flexible substrate.
  • the carrier substrate could comprise sapphire with a thickness between approximately 0.7 mm and approximately 1.1 mm.
  • the carrier substrate could also comprise 96% alumina with a thickness between approximately 0.7 mm and approximately 1.1 mm.
  • the thickness of the 96% alumina is approximately 2.0 mm.
  • the carrier substrate could be a single crystal silicon wafer with a thickness of at least approximately 0.65 mm.
  • the carrier substrate could comprise stainless steel with a thickness of at least approximately 0.5 mm.
  • the carrier substrate is slightly larger than the flexible substrate.
  • procedure 1 30 can comprise process 214 of providing a cross-linking adhesive.
  • the cross-linking adhesive outgases at a rate of less than approximately 2 x 10-4 Torr- liters per second.
  • the cross-linking adhesive is thermally and/or UV (ultraviolet) light curable.
  • the cross-linking adhesive can be a cross-linking acrylic adhesive.
  • the cross-linking adhesive can be a cross- linking pressure sensitive acrylic adhesive or a cross-linking viscoelastic polymer.
  • the CTE of the adhesive can be very large compared to the CTE of the flexible substrate and the carrier substrate.
  • the CTE of the adhesive may not be of concern because the adhesive may create marginal stress (i.e., viscoelasticity) between the flexible substrate and carrier substrate because the layer of adhesive is so thin compared to the thickness of the flexible substrate and carrier substrate.
  • procedure 1 10 can comprise process 215 of depositing the cross- linking adhesive over a first surface of the carrier substrate.
  • depositing the cross-linking adhesive over a first surface of the carrier substrate can be performed using at least one of the following methods: spin-coating, spray-coating, extrusion coating, preform lamination, slot die coating, screen lamination, and screen printing.
  • the carrier substrate can be coated with the cross-linking adhesive.
  • the carrier substrate and the cross-linking adhesive can be spun to distribute the cross-linking adhesive over a first surface of the carrier substrate.
  • the cross-linking adhesive can be spin coated on the carrier substrate by spinning the carrier substrate with the cross-linking adhesive at approximately 900 rpm (revolutions per minute) to 1 100 rpm for approximately 20 seconds to approximately 30 seconds and then spinning the carrier substrate with the cross-linking adhesive at approximately 3400 rpm to approximately 3600 rpm for approximately 10 seconds to 30 seconds.
  • the carrier substrate with the cross-linking adhesive can be spun at approximately 600 rpm to approximately 700 rpm to coat the surface of the carrier substrate and then spun at approximately 3400 rpm to approximately 3600 rpm to control the thickness of the cross-linking adhesive.
  • the cross-linking adhesive Prior to spin coating, can be dispensed onto or over a geometric center of the carrier substrate. In a different embodiment, the cross-linking adhesive can be dispensed onto or over the carrier substrate while the carrier substrate is spinning.
  • the thickness of the cross-linking adhesive over the carrier substrate after the depositing procedure can be between approximately three ⁇ and approximately fifteen ⁇ . In the same or different embodiment, the thickness of the cross-linking adhesive over the carrier substrate after the depositing procedure can be between approximately ten ⁇ and approximately twelve ⁇ .
  • Procedure 1 10 can continue with process 216 of baking the cross-linking adhesive.
  • the cross-linking adhesive can be baked to remove solvents.
  • the cross-linking adhesive can be baked at 80°C for thirty minutes and then baked for fifteen minutes at 130°C.
  • the cross-linking adhesive is not baked.
  • the cross-linking adhesive does not comprise any solvents, a bake is not necessary.
  • solvents can even be added to the cross-linking adhesive to decrease the viscosity before the adhesive is deposited in process 215.
  • the carrier substrate can be placed on the protective template.
  • the flexible substrate can be already coupled to one portion (or half) of the protective template as shown in FIG. 6, and the carrier substrate with cross-linking adhesive can be placed on another portion (or half) of the protective template.
  • the cross-linking adhesive can still be in liquid form at this point.
  • the carrier substrate coated with the cross-linking adhesive can be stored horizontally for approximately eight to approximately twelve hours before being coupled with the flexible substrate.
  • procedure 1 10 can comprise process 217 of coupling the carrier substrate to the flexible substrate using the cross-linking adhesive while both substrates are located between the protective template halves.
  • the second surface of the flexible substrate can be placed over the first surface of the carrier substrate with the adhesive located between the second surface of the flexible substrate and the first surface of the carrier substrate.
  • the carrier substrate can be coupled to the flexible substrate using the cross-linking adhesive by laminating the substrate assembly between the protective template halves to remove air bubbles between the carrier substrate and the flexible substrate.
  • Laminating the flexible substrate involves first aligning the carrier substrate with the flexible substrate so that, when laminated, the carrier substrate and the flexible substrate are aligned. Then, the aligned structure can be fed through a hot roll laminator, which can be the same laminator of activity 337 of FIG. 3.
  • the substrate assembly can be laminated at an approximate speed of 0.4 to 0.6 meters per minute.
  • the protective material may stick to the protective template when laminated.
  • a shield material can be located between the protective template and the protective material before the lamination of activity 337 and/or activity 332.
  • the shield material can be, for example, wax paper, in one embodiment, the shield material is originally coupled to the protective material when acquired from the manufacturer.
  • some of the cross-linking adhesive can be squeezed out from between the carrier and flexible substrates during lamination and adhere to the first side or the top of the flexible substrate, particularly because the carrier substrate and the overlying cross-linking adhesive layer is slightly larger than the flexible substrate.
  • the presence of the protective material prevents this problem from occurring.
  • the cross-linking adhesive that squeezes out and adheres to the top of the protective material is inconsequential because the protective material is eventually removed and discarded.
  • FIG. 6 illustrates a partial cross-sectional view of substrate assembly 540 after coupling carrier substrate 651 to substrate assembly 540, according to the first embodiment.
  • cross-linking adhesive 652 can couple surface 661 of carrier substrate 651 to surface 662 of flexible substrate 450.
  • Protective material 553 can be located over surface 656 of flexible substrate 450.
  • Shield material 654 can be located between protective material 553 and protective template 555.
  • Protective template 555 can be folded such that protective template 555 is also located under surface 663 of carrier substrate 651.
  • Tape 556 can couple protective template 555 to tab 451 of flexible substrate 450.
  • substrate assembly 540 can comprise carrier substrate 651 without cross-linking adhesive 652 and flexible substrate 450.
  • FIG. 7 is a flow chart illustrating process 218 of processing the substrate assembly, according to the embodiment of FIG. 1.
  • Process 218 can comprise activity 730 of cutting the substrate assembly.
  • a pair of ceramic scissors can be used to cut the protective template and across the alignment tab of the flexible substrate located between the protective template, but the alignment tab is not removed entirely.
  • the protective template can be peeled away from or otherwise removed from the shield material and the carrier substrate by hand.
  • FIG. 8 illustrates a cross-sectional view of substrate assembly 540 after cutting the substrate assembly and removing the protective template, according to the embodiment of FIG. 1. More specifically, in FIG. 8, protective template 555 (FIGs. 5 & 6), and tape 556 (FIGs. 5 & 6) of flexible substrate 450 have been removed.
  • the next activity in process 218 can be activity 731 of removing the shield material by hand.
  • the substrate assembly can be placed at an edge of a table with the shield material facing the table.
  • the substrate assembly can be slowly moved off the table while the shield layer is removed (e.g., peeled) from the substrate assembly. That is, the shield layer can be removed by pulling the shield material downward away from the edge of the table while the substrate assembly is moved horizontally off the table.
  • the plastic substrate can be slid into alignment with the carrier substrate.
  • process 218 can comprise activity 732 of removing the alignment tab from the flexible assembly.
  • the alignment tab can be cut from the flexible substrate using ceramic scissors. The cut should be made slowly as any movement of the flexible substrate in the z-direction (relative to the carrier substrate) might cause de-lamination of the flexible substrate from the carrier substrate. If de-lamination occurs, the substrate assembly can be re-laminated.
  • FIG. 9 illustrates a cross-sectional view of substrate assembly 540 after removing the alignment tab, according to the embodiment of FIG. 1.
  • process 218 can comprise activity 733 of cleaning the substrate assembly.
  • the substrate assembly can be cleaned with hexanes. The hexanes can be applied by spinning the substrate assembly and spraying the hexanes on the protective material. After the protective material is cleaned, the exposed surface and edge of the carrier substrate can be wiped clean with hexanes.
  • Procedure 2 18 can continues with activity 734 of curing the cross-linking adhesive.
  • the cross-linking adhesive can be UV cured.
  • the substrate assembly can be exposed to UV light for approximately 15 to 25 seconds and room temperature to cure the cross-linking adhesive.
  • the cross-linking adhesive can be cured with UV light in the UV light range of approximately 320 nm (nanometers) to approximately 390 nm and with an intensity of approximately 75 mW/cnr (milliWatts per square centimeter).
  • a Dymax 2000-EC UV Curing Flood Lamp manufactured by Dymax Corporation of Torrington, Connecticut, can be used to cure the cross-linking adhesive.
  • the cross-linking adhesive can be thermally cured during the baking in activity 736.
  • the edges of the cross-linking adhesive can be UV cured, and the rest of the cross-linking adhesive can be thermally cured during the baking of activity 736.
  • process 218 can comprise activity 735 of removing the protective material from the substrate assembly.
  • the protective material can be slowly removed using tweezers. During the removal process, the protective material can be kept as flat as possible to avoid de-laminating the flexible substrate from the carrier substrate.
  • the protective material can be releasable by UV light. In these examples, the protective material would lose its tack during a UV light exposure.
  • FIG. 10 illustrates a cross- sectional view of substrate assembly 540 after removing the protective material from the substrate assembly, according to the embodiment of FIG. 1.
  • process 218 can comprises activity 736 of baking the substrate assembly. Baking the substrate assembly can help decrease the distortion, bow, and warp in the flexible substrate. In some embodiments, baking can also cure the adhesive.
  • the substrate assembly can be baked using a vacuum bake process.
  • the temperature in an oven containing the substrate assembly can be ramped up over two to three hours to approximately 160°C to approximately 190°C.
  • the substrate assembly can be baked for approximately 50 minutes to 70 minutes at 180°C and with a pressure of approximately 1 mTorr to approximately 10 mTorr.
  • the temperature in the oven can then be lowered to between approximately 90°C to 1 15°C, and the substrate assembly can be baked for approximately seven more hours to approximately nine more hours.
  • Other baking processes can be also be used. After the baking process is complete, the flexible substrate assemblies are cleaned and placed in an oven at approximately 90°C to 1 10°C for a minimum of approximately two hours.
  • process 218 After baking the substrate assembly, process 218 can be complete, and therefore, procedure 110 can also be complete.
  • procedure 1 10 comprises a flexible substrate (e.g., flexible substrate 450 (FIG. 10)
  • procedure 1 10 and/or 120 as described herein, and similar procedures can allow fabrication of one or more electrical components on the flexible substrate with zero or at least minimal distortion (e.g. approximately the limits of the sensitivity of an Azores 5200, manufactured by Azores Corporation of Wilmington, Massachusetts).
  • Prior art methods of fabricating electrical components on the flexible substrate suffer from significant distortion problems that can lead to handling errors, photolithographic alignment errors, and line/layer defects.
  • PCT Application No. PCT/US201 1/037207 filed on May 19, 201 1
  • PCT Application No. PCT/US2011/037226 filed on May 19, 2011, teach similar procedures for providing a substrate assembly that can also be implemented in order to perform procedure 1 10. Accordingly, PCT Application No. PCT/US201 1/037207 and PCT Application No. PCT/US201 1/037226 are incorporated herein in their entirety.
  • method 100 comprises procedure 120 of providing semiconductor elements.
  • FIG. 11 is a flow chart illustrating procedure 120 of providing semiconductor elements, according to the embodiment of FIG. 1.
  • Procedure 120 of FIG. 1 1 comprises process 1 1 12 of providing one or more first semiconductor elements.
  • FIG. 12 is a flow chart illustrating process 1 1 12 of providing one or more first semiconductor elements, according to the embodiment of FIG. 1.
  • Process 1 1 12 of FIG. 12 can comprise activity 121 1 of providing a gate metal layer.
  • the substrate assembly of procedure 110 (FIG. 1 ) can be cleaned by a quick-dump-rinse (QDR) activity with a suitable detergent followed by a spin-rinse-dry (SRD) activity prior to performing activity 121 1.
  • An exemplary detergent can comprise Alconox Detergent 8, manufactured by Alconox, Inc. of White Plains, New York, (e.g., 40 raL) mixed with one liter of water. The cleaning can be performed in a megasonic cleaning tank.
  • FIG. 13 illustrates a cross-sectional view of a device build area of an example of semiconductor device 1350 after providing a gate metal layer, according to the embodiment of FIG. 1.
  • the cross-sectional view of the device build area is the cross-sectional view of a portion of semiconductor device 1350 taken at the "a" lines.
  • the device build cross sectional view comprises a cross-sectional view of contact areas 2980 and via area 2982.
  • FIG. 14 illustrates a cross-sectional view of a gate contact build area of an example of semiconductor device 1350 after providing a gate metal layer, according to the embodiment of FIG. 1.
  • FIG. 14 illustrates a cross-sectional view of a gate contact build area of an example of semiconductor device 1350 after providing a gate metal layer, according to the embodiment of FIG. 1.
  • the cross-sectional view of the gate contact build area is the cross-sectional view of a portion of semiconductor device 1350 taken at the b" lines.
  • the gate contact build cross sectional view comprises a cross-sectional view of gate contact area 2981.
  • FIG. 29 is merely exemplary and is not limited to the embodiments presented herein.
  • passivation layer 1352 can be provided over substrate assembly 540.
  • passivation layer 1352 can be deposited onto semiconductor device 1350 over substrate assembly 540 by way of plasma-enhanced chemical vapor deposition (PECVD).
  • PECVD plasma-enhanced chemical vapor deposition
  • passivation layer 1352 can be deposited at a temperature less than or equal to approximately 200°C.
  • substrate assembly 540 comprises a flexible substrate (e.g., flexible substrate 450 (FIG. 10))
  • passivation layer 1352 can be provided over flexible substrate 450 (FIG. 10) of substrate assembly 540.
  • flexible substrate 450 can be baked prior to the deposition of passivation layer 1352.
  • Passivation layer 1352 can comprise a dielectric material.
  • the dielectric material can comprise silicon dioxide and/or silicon nitride.
  • passivation layer 1352 can be greater than or equal to approximately 200 nanometers thick and less than or equal to approximately 400 nanometers thick.
  • passivation layer 1352 can be approximately 300 nanometers thick.
  • patterned metal gate 1353 can be provided over passivation layer 1352.
  • Patterned metal gate 1353 can comprise molybdenum, aluminum, tantalum, chromium, neodymium, silicon, and/or tungsten. Further, patterned metal gate 1353 can be greater than or equal to approximately 100 nanometers thick and less than or equal to approximately 200 nanometers thick. In specific examples, an approximately 150 nanometer layer of molybdenum can be deposited over passivation layer 1352 and then pattern etched to form patterned metal gate 1353. In these or other examples, patterned metal gate 1353 can be deposited over passivation layer 1352 by sputtering.
  • patterned metal gate 1353 can be deposited using a KDF 744, manufactured by KDF Electronic, Inc., of Rockleigh, New Jersey. Patterned metal gate 1353 can be deposited such that the sidewalls of patterned metal gate 1353 slope downwardly and/or outwardly toward passivation layer 1353 at an angle of less than or equal to approximately 45 degrees with respect to the horizontal. In the same or different examples, patterned metal gate 1353 can be etched using a reactive ion etcher, such as, for example, an AJV1AT 8330, manufactured by Applied Material, Inc. of Santa Clara, California. Passivation layer 1352 can act as a moisture barrier and an etch stop for patterned metal gate 1353.
  • a reactive ion etcher such as, for example, an AJV1AT 8330, manufactured by Applied Material, Inc. of Santa Clara, California.
  • Passivation layer 1352 can act as a moisture barrier and an etch stop for patterned metal gate 1353.
  • the etchant can comprise any suitable dry etchant (e.g., a chlorine and oxygen dry etchant) or any suitable wet etchant, such as, for example, a mixture of phosphoric acid, acetic acid, and/or water.
  • a suitable dry etchant e.g., a chlorine and oxygen dry etchant
  • any suitable wet etchant such as, for example, a mixture of phosphoric acid, acetic acid, and/or water.
  • process 1 1 12 of FIG. 12 can comprise activity 1212 of providing an active stack.
  • the substrate assembly of procedure 1 10 (FIG. 1) and the gate metal layer of activity 121 1 can be cleaned by a QDR activity with a suitable detergent followed by a SRD activity prior to performing activity 1212.
  • An exemplary detergent can comprise Alconox Detergent 8, manufactured by Alconox, Inc. of White Plains, New York, (e.g., 40 niL) mixed with one liter of water. The cleaning can be performed in a megasonic cleaning tank.
  • FIGs. 15 and 16 illustrate an example of semiconductor device 1350 after providing an active stack, according to the embodiment of FIG. 1.
  • gate dielectric 1554 can be formed over patterned metal gate layer 1353 and passivation layer 1352.
  • patterned active layer 1555 can be provided over gate dielectric 1554, and patterned intermetal dielectric (IMD) layer 1556 can be provided over patterned active layer 1555.
  • the substrate assembly of procedure 110 (FIG. 1) and the gate metal layer of activity 121 1 can be cleaned with a solution of ammonium hydroxide and water in ratio of one part to ten parts, respectively.
  • patterned active layer 1555 can be referred to as a transistor active layer.
  • gate dielectric 1554 can be deposited onto semiconductor device 1350 over metal gate layer 1353 and/or passivation layer 1352 by way of PECVD.
  • Gate dielectric 1554 can comprise a dielectric material, such as, for example, silicon nitride and/ or silicon dioxide.
  • gate dielectric 1 154 can be buffered with silicon nitride and/or one or more other dielectric materials on the side of gate dielectric 1 154 closest to patterned metal gate 1353.
  • gate dielectric 1554 can be deposited onto semiconductor device 1350 by way of PECVD using silane (SiH 4 ) and nitrous oxide (N?0) precursor gases. The ratio of silane to nitrous oxide can be 100 to 1 parts by volume to minimize the hydrogen content in gate dielectric 1554.
  • gate dielectric 1554 comprises silicon nitride, the silicon nitride can be hydrogenated.
  • the index of refraction of gate dielectric 1554 can be tuned to greater than or equal to 1.8 and less than or equal to 1.85 (e.g., at 633 nanometers).
  • Gate dielectric 1554 can be greater than or equal to approximately 100 nanometers thick and less than or equal to approximately 300 nanometers thick, such as, for example, approximately 200 nanometers thick.
  • patterned active layer 1555 can be deposited over gate dielectric 1554 by way of PECVD and/or by way of sputtering.
  • patterned active layer 1555 can comprise amorphous silicon (a-Si) and/or hydrogenated amorphous silicon (a-Si:H).
  • patterned active layer 1555 can be deposited onto semiconductor device 1350 by way of PECVD using silane (SiH 4 ) and hydrogen (H 2 ) precursor gases.
  • patterned active layer 1555 can be tuned to greater than or equal to 3.65 and less than or equal to 3.75 (e.g., at 633 nanometers), such as, for example, to provide a particular silicon and hydrogen composition.
  • patterned active layer 1555 can comprise one or more metal oxides.
  • patterned active layer 1555 can comprise indium oxide, zinc oxide, gallium oxide, tin oxide, hafnium oxide, zirconium oxide, and/or aluminum oxide, in equal or unequal proportions to one another.
  • patterned active layer 1555 can be greater than or equal to approximately 50 nanometers thick and less than or equal to approximately 80 nanometers thick.
  • patterned active layer 1555 can comprise a single active layer or multiple constituent active layers.
  • FIG. 31 illustrates patterned active layer 1555 when patterned active layer 1555 comprises multiple constituent active layers, such as, for example, first constituent active layer 3156 and second constituent active layer 3157, according the embodiment of FIG. 1.
  • First constituent active layer 3156 and/or second constituent active layer 3157 can be patterned.
  • Patterned active layer 1555 is shown after patterned active layer 1555 is deposited over gate dielectric 1554 but prior to deposition of patterned IMD layer 1556. Accordingly, first constituent active layer 3156 can be over gate dielectric 1554, and/or second constituent active layer 3157 can be over first constituent active layer 3156.
  • patterned IMD layer 1556 (FIG. 15) can be over and/or on second constituent active layer 3157.
  • first constituent active layer 3156 can comprise one or more first metal oxides and a first conductivity and/or resistivity.
  • second constituent active layer 3157 can comprise one or more second metal oxides and a second conductivity and/or resistivity. Implementing patterned active layer 1555 to comprise both first constituent active layer 3156 and second constituent active layer 3157 can help to ensure that semiconductor device 1350 can be turned off, which may not happen if patterned active layer 1555 comprises first constituent active layer 3156 only.
  • the first metal oxide(s) can comprise one or more of indium oxide, zinc oxide, gallium oxide, tin oxide, hafnium oxide, or aluminum oxide, in equal or unequal proportions to one another. More specifically, the first metal oxide(s) can comprise approximately sixty percent zinc oxide and approximately forty percent indium oxide. In other examples, the first metal oxide(s) can comprise indium oxide, gallium oxide, and zinc oxide in equal proportions to each other. Meanwhile, the second metal oxide(s) can be similar to, identical to, or different from the first metal oxide(s).
  • the second metal oxide(s) comprise the first metal oxide(s)
  • the second metal oxide(s) can comprise (i) the same or different constituent compounds/elements of the first metal oxide(s) and/or (ii) the same or different relative proportions of the constituent compounds/elements of the first meta! oxide(s).
  • the first metal oxide(s) can comprise approximately sixty percent zinc oxide and approximately forty percent indium oxide; meanwhile, the second metal oxide(s) can comprise indium oxide, gallium oxide, and zinc oxide in equal proportions to each other; or vice versa.
  • both the first and second metal oxide(s) can comprise zinc oxide and indium oxide with the second metal oxide having an approximately 60:40 ratio of zinc oxide to indium oxide and with the first metal oxide having an approximately 59:41 ratio of zinc oxide to indium oxide.
  • first constituent active layer 3156 can be greater than or equal to approximately 5 nanometers thick and less than or equal to approximately 40 nanometers thick. In further embodiments, first constituent active layer 3156 can be greater than or equal to approximately 5 nanometers thick and less than or equal to approximately 20 nanometers thick, such as, for example, approximately 20 nanometers thick. Meanwhile, second active layer 3157 can be greater than or equal to approximately 10 nanometers thick and less than or equal to approximately 45 nanometers thick, such as, for example, approximately 30 nanometers thick. In some embodiments, a combined thickness of first constituent active layer 3156 and second constituent active layer 3157 does not exceed approximately 50 nanometers.
  • the first conductivity/resistivity can be greater than the second conductivity/resistivity, or vice versa.
  • the first resistivity of first constituent active layer 3156 can comprise approximately 0.002 Ohm-centimeters.
  • the second conductivity/resistivity of second constituent active layer 3157 can comprise greater than or equal to approximately 10 Ohm-centimeters and less than or equal to approximately 200 Ohm- centimeters. Accordingly, in many examples, the second resistivity greatly exceeds the first resistivity.
  • the second conductivity can be less than the first conductivity.
  • the greater conductivity of first constituent active layer 3156 versus second constituent active layer 3157 can result from second constituent active layer 3157 comprising a higher oxygen content than first constituent active layer 3156.
  • first constituent active layer 3156 and second constituent active layer 3157 can greatly affect (e.g., reduce) the rate of change or shift in the threshold voltage of semiconductor device 1350 due to an applied gate voltage when compared to a similar semiconductor device that has a single active layer.
  • a stable threshold voltage can permit semiconductor device 1350 to provide a repeatable signal.
  • patterned active layer 1555 as multiple constituent active layers (e.g., first constituent active layer 3156 and/or second constituent active layer 3157) comprising metal oxides and/or different conductivities can provide improved mobility, on/off current ratio, and threshold voltage stability over implementing patterned active layer 1555 as (i) a single active layer, whether or not comprising amorphous silicon, and/or (ii) multiple constituent active layers comprising amorphous silicon and/or similar or identical conductivities.
  • one or more electronic devices of semiconductor device 1350 can be fabricated smaller and/or with higher device resolution.
  • patterned IMD layer 1556 can be deposited over patterned active layer 1555 by way of PECVD.
  • Patterned IMD layer 1556 can comprise silicon nitride and/or silicon dioxide.
  • patterned IMD layer 1556 can be buffered with silicon nitride or other dielectrics on the side farthest from patterned active layer 1555.
  • patterned active layer 1555 comprises a-Si and/or a-Si:H
  • patterned IMD layer 1556 can comprise hydrogenated silicon nitride.
  • patterned IMD layer 1556 can be greater than or equal to approximately 50 nanometers thick and less than or equal to approximately 200 nanometers thick.
  • patterned IMD layer 1556 can be approximately 100 nanometers thick.
  • gate dielectric 1554, patterned active layer 1555, and/or patterned IMD layer 1556 can all be deposited via PECVD using an AMAT P5000, manufactured by Applied Materials, Inc. of Santa Clara, California.
  • the temperature at which gate dielectric 1554, patterned active layer 1555, and/or patterned IMD layer 1556 are deposited onto semiconductor device 1350 can be greater than approximately 180°C.
  • the temperature at which gate dielectric 1554, patterned active layer 1555, and/or patterned IMD layer 1556 are deposited onto semiconductor device 1350 can be greater than or equal to approximately 180°C and less than or equal to approximately 250°C.
  • the temperature at which gate dielectric 1554, patterned active layer 1555, and patterned IMD layer 1556 are deposited onto semiconductor device 1350 can be from approximately 188°C to approximately 193°C. Furthermore, the deposition of gate dielectric 1554, patterned active layer 1555, and patterned IMD layer 1556 onto semiconductor device 1350 can be done at approximately vacuum.
  • patterned active layer 1555 comprises multiple constituent active layers (e.g., first constituent active layer 3 156 (FIG. 31) and/or second constituent active layer 3157 (FIG. 31))
  • the multiple constituent active layers can be deposited via sputtering (as opposed to PECVD).
  • sputtering the first constituent active layer 3356 can comprise sputtering the first metal oxide(s) of first constituent active layer 3156 with a first feed gas comprising (i) argon and/or nitrogen and (ii) being approximately devoid of oxygen.
  • a first feed gas comprising (i) argon and/or nitrogen and (ii) being approximately devoid of oxygen.
  • first constituent active layer 3156 can comprise sputtering the second metal oxide(s) of second constituent active layer 3157 with a second feed gas comprising (i) argon and/or nitrogen and (ii) oxygen.
  • the second feed gas can be greater than or equal to approximately 2 percent oxygen by volume and less than or equal to approximately 10 percent oxygen by volume.
  • the threshold voltage shift of the semiconductor device(s) comprising patterned active layer 1555 can be reduced as a function of increasing the oxygen content of the second feed gas toward 10 percent oxygen by volume.
  • the threshold voltage shift of the semiconductor device(s) comprising patterned active layer 1555 can be greater than or equal to -1 Volt and less than or equal to 1 Volt for a ⁇ 20 Volt direct current bias stress applied for 10,000 seconds.
  • the second feed gas can comprise the first feed gas, such as, for example, when oxygen is combined with the first feed gas to form the second feed gas.
  • second constituent active layer 3157 can be deposited directly after first constituent active layer 3156 is deposited, such as, for example, where depositing first constituent active layer 3156 transitions directly into depositing second constituent active layer 3157 by selectively adding oxygen to the first feed gas when desirable.
  • the chamber in which first and second constituent active layers 3156 and 3157 are deposited does not need to break vacuum between layers, and a single etch mask can be used to pattern both layers.
  • the temperature at which first constituent active layer 3156 (FIG. 31) and/or second constituent active layer 3157 (FIG. 31) are deposited onto semiconductor device 1350 can be greater than or equal to approximately 25°C and less than or equal to approximately 39°C. Further, the deposition of first constituent active layer 3156 (FIG. 31) and/or second constituent active layer 3157 (FIG. 31) onto semiconductor device 1350 can be done at a pressure of greater than or equal to approximately 10 milliTorr and less than or equal to approximately 20 milliTorr, such as, for example, at a pressure of approximately 16 milliTorr.
  • gate dielectric 1554, patterned active layer 1555, and patterned IMD layer 1556 are deposited onto semiconductor device 1350, the resulting layers can be pattern etched.
  • the substrate assembly of procedure 1 10 (FIG. 1), the gate metal layer of activity 121 1 , and the active stack of activity 1212 can be cleaned by a QDR activity with a suitable detergent followed by a SRD activity prior to performing activity 1212.
  • An exemplary detergent can comprise Alconox Detergent 8, manufactured by Alconox, Inc. of White Plains, New York, (e.g., 40 mL) mixed with one liter of water. The cleaning can be performed in a megasonic cleaning tank.
  • gate dielectric 1554 can provide an etch stop for the patterned etches of patterned active layer 1555 and/or patterned IMD layer 1556.
  • patterned IMD layer 1556 can be etched using a 10: 1 buffered oxide etch (BOE), such as, for example, when patterned IMD layer 1556 comprises silicon nitride.
  • patterned IMD layer 1556 can be etched using a dry etchant, such as, for example, when patterned IMD layer 1556 comprises silicon dioxide.
  • the dry etchant can comprise oxygen, hydrogen chloride, and methane. Further, the oxygen, hydrogen chloride, and methane can comprise ten, one hundred, and twenty parts per volume, respectively.
  • gate dielectric 1554 and patterned active layer 1555 can be etched in similar or identical manner to and/or as part of the etching of ITO layer 2667 (FIG. 26), as described below.
  • gate dielectric 1554 and patterned active layer 1555 can be etched using a reactive ion etcher, such as, for example, an AMAT 8330.
  • patterned IMD layer 1556 and patterned active layer 1555 can be etched so that patterned active layer 1555 is exposed, i.e., patterned active layer 1555 is not completely covered by patterned IMD layer 1556.
  • patterned active layer 1555 comprises multiple constituent active layers (e.g., first constituent active layer 3156 (FIG. 31 ) and second constituent active layer 3157 (FIG.
  • each of the multiple constituent active layers can be etched (i) immediately sequentially and/or (ii) separately, such as, for example, (a) the etch can be performed after each layer of the multiple constituent active layers is deposited and before the next constituent active layer is deposited or (b) the etch can be performed for each layer of the multiple constituent active layers after all of the multiple constituent active layers are deposited so that they are etched in the reverse order of deposition.
  • the active stack of activity 1212 can comprise a layer-to-layer registration error of less than or equal to approximately 1 pixel per million. Further, the active stack of activity 1212 can comprise a change in wafer bow of between approximately ⁇ 5 microns.
  • process 1 1 12 of FIG 12 can comprise activity 1213 of providing a mesa passivation layer.
  • the substrate assembly of procedure 1 10 Prior to performing activity 1213, the substrate assembly of procedure 1 10 (FIG. 1 ), the gate metal layer of activity 121 1, and the active stack of activity 1212 can be cleaned by a QDR activity with a suitable detergent followed by a SRD activity.
  • An exemplary detergent can comprise Aiconox Detergent 8, manufactured by Alconox, Inc. of White Plains, New York, (e.g., 40 mL) mixed with one liter of water. The cleaning can be performed in a megasonic cleaning tank.
  • the substrate assembly of procedure 1 10 (FIG.
  • FIGs. 17 and 18 illustrate an example of semiconductor device 1350 after providing a mesa passivation layer, according to the embodiment of FIG. 1.
  • mesa passivation layer 1757 is deposited onto semiconductor device 1350 over gate dielectric 1554, patterned active layer 1555, and patterned IMD layer 1556.
  • Mesa passivation layer 1757 can comprise silicon nitride and/ or silicon dioxide.
  • mesa passivation layer 1757 can be similar or identical to patterned IMD layer 1556.
  • mesa passivation layer 1757 can be greater than or equal to approximately 50 nanometers thick and less than or equal to approximately 300 nanometers thick, such as, for example, approximately 100 nanometers thick.
  • Mesa passivation layer 1757 can be deposited over patterned active layer 1555 to passivate and/or encapsulate the surface of patterned active layer 1555, thereby preventing contamination of the surface of patterned active layer 1555 and lowering leakage currents along the surface of patterned active layer 555. Mesa passivation layer 1757 can also protect the sidewalls of patterned active layer 1555 during subsequent etches. With reference to FIG. 18, as an example, in the gate contact build area of semiconductor device 1350, mesa passivation layer 1757 can be deposited over gate dielectric 1554.
  • Mesa passivation layer 1757 can be deposited onto semiconductor device 1350 by way of PECVD.
  • mesa passivation layer 1757 can be deposited via PECVD using an AMAT P5000.
  • process 11 12 of FIG. 12 can comprise activity 1214 of conducting one or more post-mesa passivation layer etches.
  • FIGs. 39 and 20 illustrate cross-sectional views of semiconductor device 1350 after one or more post-mesa passivation layer etches have been conducted.
  • FIG. 20 illustrates semiconductor device 1350 after a contact gate etch has taken place in the gate contact build region of semiconductor device 1350.
  • FIG. 19 illustrates semiconductor device 1350 after a contact device etch has taken place in the device build region of semiconductor device 1350.
  • the contact gate etch of the gate contact build region of semiconductor device 1350 can etch away silicon nitride and/or silicon dioxide.
  • the contact gate etch can etch away mesa passivation layer 1757 and gate dielectric 1554.
  • metal gate layer 1353 underneath gate dielectric 1554 functions as an etch stop for the etching process.
  • the contact gate etch of the contact gate build region can be performed in a Tegal 903, manufactured by Tegal Corporation of Petaluma, California.
  • gate contact 2091 is formed on semiconductor device 1350. Gate contact 2091 is associated with gate contact area 2981 of FIG. 29.
  • the contact device etch of the device build region of semiconductor device 3350 can etch away silicon nitride and/or silicon dioxide.
  • the contact device etch can etch away mesa passivation layer 1757 and patterned IMD layer 1556.
  • the etchant used for the contact device etch can comprise a 10:1 BOE and/or a dry etchant, such as, for example, fluoroform (CHF 3 ) and oxygen (O?).
  • Patterned active layer 1555 under silicon nitride layer 1556 can act as an etch stop for the etching process.
  • contacts 1990 (FIG. 19) can be formed on semiconductor device 1350 as a result. Contacts 1990 (FIG. 19) are associated with device contact areas 2980 (FIG. 29).
  • the contact device etch and the contact gate etch can be separate etches using separate etch masks.
  • process 11 12 of FIG. 12 is compieted.
  • procedure 120 of FIG. 1 can continue with process 11 13 of providing one or more contact elements.
  • FIG. 21 illustrates a cross-sectional view of a device build region of an example of semiconductor device 1350 after process 1 1 13 has been completed, according to the embodiment of FIG. 1.
  • FIG. 22 illustrates a cross-sectional view of a gate contact build region of an example of semiconductor device 1350 after process 1 1 13 has been completed, according to the embodiment of FIG. 1.
  • + a-Si layer 2159 can be provided over portions of mesa passivation layer 1757, patterned active layer 1555, and patterned IMD layer 1556.
  • diffusion barrier 2158 can be provided over N+ a-Si layer 2159
  • metal layer 2160 can be provided over diffusion barrier 2358.
  • N+ a-Si layer 2159 can be provided over portions of mesa passivation layer 1757, gate dielectric 1554, and gate metal layer 1353.
  • diffusion barrier 2158 can be provided over N+ a-Si layer 2159
  • metal layer 2160 can be provided over diffusion barrier 2 158.
  • diffusion barrier 2 158 and N+ a-Si layer 2159 can be omitted.
  • N+ a-Si layer 2159 may be provided by way of PECVD.
  • N+ a-Si layer 2159 can be approximately 50 nanometers thick.
  • N+ a- Si layer 2159 can be deposited via PECVD using an AMAT P5000.
  • diffusion barrier 2158 can comprise n-doped silicon.
  • diffusion barrier 2158 can comprise phosphorous doped silicon.
  • the phosphorous doped silicon can be configured to bridge the contact between metal layer 2160 and N ⁇ a-Si layer 2159.
  • metal layer 2160 can comprise aluminum, tin, indium, zinc, molybdenum, titanium, zirconium, and/or hafnium.
  • metal layer 2160 can be doped with silicon and/or neodymium.
  • metal layer 2160 can be capped with molybdenum and/or tantalum. Capping metal layer 2160 can provide corrosion resistance for metal layer 2160.
  • metal layer 2160 can be devoid of tantalum.
  • Diffusion barrier 2158 can help prevent movement of atoms from metal layer 2160, such as, for example, aluminum atoms, from diffusing into N+ a-Si layer 2159, and subsequently patterned active layer 1555.
  • Diffusion barrier 2158 and metal layer 2160 can be deposited over N+ a-Si layer 2159 by way of sputtering. In some examples, diffusion barrier 2158 and metal layer 2160 can be deposited using a DF 744.
  • the three layers can be pattern etched.
  • the three layers can be etched using a reactive ion etcher, such as, for example, an AMAT 8330.
  • N+ a-Si layer 2159, diffusion barrier 2158, and metal layer 2160 can be etched using a single etchant recipe for all three of the layers.
  • N+ a-Si layer 2159, diffusion barrier 2158, and metal layer 2160 can be etched using boron trichloride (BCI 3 ) with a flow rate of approximately 140 seem (standard cubic centimeters per minute) and chlorine gas (Cl 2 ) with a flow rate of approximately 10 seem at a pressure of approximately 20 mTorr for 1 minute and 45 seconds.
  • BCI 3 boron trichloride
  • Cl 2 chlorine gas
  • the BC1 3 and the Cl 2 flow rates can be brought to zero, and oxygen (0 2 ) can be brought in at 50 seem with a pressure of 50 mTorr for 60 minutes.
  • procedure 120 of FIG. 1 can comprise process 1 198 of providing a base dielectrical material.
  • the base dielectric material can provide a uniform surface (e.g., a wetting layer) for the spin-on dielectric material (e.g., dielectric layer 2461 (FIG. 24)).
  • the base dielectric can comprise silicon oxide and/or silicon nitride.
  • the base dielectric can be provided using a process similar or identical to the process used to provide the second ILD dielectric material (i.e., process 1 117), as described below.
  • process 3 198 can be omitted.
  • process 1 198 can be replaced with a process of providing a spin or spray on adhesion promoter.
  • procedure 120 of FIG. 1 can comprise process 1 1 14 of providing a first ILD dielectric material.
  • the first ILD dielectric material can be provided over the contact element(s) of process 1 1 13.
  • the first ILD dielectric material can comprise an organic siloxane-based dielectric material, an organosiloxane dielectric material, and/or a siloxane-based dielectric material.
  • the first ILD dielectric material can be organic. Using an organic siloxane-based dielectric material can allow for thicker films and more flexible films than with a non-organic siloxane-based dielectric material.
  • the first ILD dielectric material can be used as an interlayer dielectric. In the other examples, the first ILD dielectric material can be used as an intralayer dielectric.
  • Table 1 illustrates properties of an example of a dielectric material that can be used as the first ILD dielectric material in process 1 1 14, according to the embodiment of FIG. 1.
  • Fluorine-based plasma e.g., Sulfur hexafluorine (SF 6 ), damage carbon tetra fluorine (CF 4 ), trifluoromethane (CHF 3 ), 0 2 plasma used for removing photoresist, and ashing
  • Adhesion Aluminum Al
  • Cr chromium
  • ITO indium tin oxide
  • SiN silicon nitride
  • Dispense tool Spin or slot die coaters, screen printers, spray coating
  • film thickness can refer to the desired thickness of the dielectric material that displays the other properties in the table.
  • Transmittance can refer to the percentage of light that is transmitted through the dielectric material.
  • Planarization can refer to the degree of planarization (DOP) of the dielectric material. Resistance to plasma induced damage can indicate the plasmas that will not damage this film.
  • Adhesion can mean the dielectric material can be coupled to at least these other materials.
  • Outgassing can refer to outgassing pressure of the dielectric material or the rate at which the dielectric material outgases.
  • Moisture uptake can refer to the rate at which moisture is absorbed by the dielectric material.
  • Dispense tools can refer to equipment that can be used to apply the dielectric materia!.
  • Table 2 illustrates properties of a second example of a dielectric material that can be used as the first ILD dielectric material in process 11 14, according to the embodiment of FIG. 1.
  • Adhesion Al 1TO, molybdenum (Mo), photoresist
  • etch chemistries can refer to etch chemistries that can be used to etch the dielectric material.
  • Etch rate can be the minimum etch rate of the dielectric material when using the etch chemistries.
  • Feature size can refer to the smallest size of an element or feature formed with the dielectric material.
  • Breakdown voltage can be the voltage per length at which the dielectric material begins acting as a conductor.
  • Heat resistance can be the lowest temperature that the material can withstand before becoming unstable.
  • the first ILD dielectric material can comprise fluoropolymer, such as, for example, Asahi A1-X504 fluoropolymer manufactured by the Asahi Glass Co., Ltd. of Tokyo, Japan.
  • the Asahi A1-X504 fluoropolymer can comprises similar or identical properties to those listed above in Table 1 and/or Table 2.
  • FIG. 23 illustrates an example of process 1 1 14 of providing a first ILD dielectric material.
  • the first ILD dielectric material can be a spin-on-dielectric.
  • the first ILD dielectric material can be applied to the semiconductor device by spin-coating the first ILD dielectric material over one or more of the contact element(s) described above with respect to process 11 13 (FIG. 11) (e.g., N+ a-Si layer 2159 (FIGs. 21 & 22), diffusion barrier 2158 (FIGs. 21 & 22), and/or metal layer 2160 (FIGs. 21 & 22)), the mesa passivation layer described above with respect to activity 1213 (FIG.
  • the contact element(s) described above with respect to process 11 13 FIG. 11
  • the contact element(s) e.g., N+ a-Si layer 2159 (FIGs. 21 & 22), diffusion barrier 2158 (FIGs. 21 & 22), and/or metal layer 2160 (FIGs.
  • the application of the first 1LD dielectric material can be performed in a Rite Track 8600 available from Rite Track, Inc., of West Chester, Ohio.
  • process 1 1 14 can comprise activity 2330 of spinning the semiconductor device at a first predetermined rate.
  • the first predetermined spin rate can comprise greater than or equal to approximately 500 rpm and less than or equal to approximately 2000 rpm. In same or different embodiment, the first predetermined rate can comprise approximately 1000 rpm.
  • process 1 1 14 of FIG. 1 1 can comprise activity 2331 of dispensing the first ILD dielectric material.
  • the first ILD dielectric material can be dispensed over the semiconductor device while the semiconductor device is spinning at the first predetermined rate.
  • the first ILD dielectric material can be dispensed using a syringe. For example, if the semiconductor device is a six inch diameter wafer, approximately 4 mL (milliliters) can be dispensed over the semiconductor device.
  • the pressure in the tip of the syringe during dispensing can be approximately 15 kPa.
  • the syringe can comprise suck back pressure of approximately 1 kPa.
  • the suck back pressure of the syringe can prevent dripping additional amounts of the first ILD dielectric material from the syringe after the dispensing process is complete.
  • the dispensing process can take approximately 3 seconds.
  • the semiconductor device can be spun at the first predetermined rate until activity 2331 is complete.
  • a dynamic dispensing process can be used. That is, the semiconductor device can be spinning while the first ILD dielectric material is dispensed. In some examples, the first ILD dielectric material can be dispensed at the center of the semiconductor device. In other examples, at the beginning of the dispensing process, the syringe can be located over the center of the semiconductor device and can be moved from the center of the semiconductor device to the edge of the semiconductor device at a constant rate of approximately thirty to approximately sixty millimeters per second while the semiconductor device is spinning. In other embodiments, a static dispensing process can be used. That is, the semiconductor device is not spun during the dispensing process.
  • process 1 1 14 of FIG. 1 1 can comprise activity 2332 of ramping- up the speed of the semiconductor device from the first predetermined rate to a second predetermined rate.
  • the second predetermined spin rate can be greater than or equal to approximately 2000 rpm and less than or equal to approximately 4000 rpm.
  • the second predetermined rate can comprise approximately 2600 rpm. Spinning the semiconductor device at the second predetermined rate of approximately 2600 rpm for approximately thirty seconds can distribute the first ILD dielectric material with a thickness of approximately two ⁇ over the surface of the semiconductor device. Different thicknesses of the first ILD dielectric material can be achieved by using different second predetermined rates.
  • FIG. 30 is an illustration of thickness of the first ILD dielectric material versus the spin rate (i.e., speed) of the semiconductor material.
  • Process 1 1 14 of FIG. 11 can further comprise activity 2333 of performing edge bead removal.
  • the first ILD dielectric material can flow outward due to the centrifugal force toward the edge of the substrate and creating a ridge (i.e., the edge bead) on the top side edge of the semiconductor device.
  • the edge bead when dried, could flake off and increase defects of the semiconductor device and/or damage the manufacturing equipment. Accordingly, the edge bead is removed in activity 2333.
  • the equipment used in activities 2331 and 2332 can comprise an edge bead removal device.
  • a solvent is sprayed on the edge bead to remove the first ILD dielectric material around the edge of the substrate.
  • a solvent can be sprayed over, for example, approximately five to approximately six millimeters inside the edge of the substrate.
  • removing the first ILD dielectric material from the edges of the substrate can also help to ensure that when a second ILD dielectric material is provided over the first ILD dielectric material (process 1 1 37 of FIG. 1 1), the edges of the first ILD dielectric material are capped by a second ILD dielectric material.
  • cyclohexanone, propylene glycol monomethyl ether acetate (PGMEA), or other edge bead removing solvents can be used.
  • the semiconductor device is rotated at a third predetermined rate of approximately 1000 rpm during the edge bead removal process.
  • the semiconductor device can be spun at the third predetermined rate for approximately thirty seconds, and solvent can be sprayed on the bead edge during this time.
  • process 1 1 14 can continue with an activity 2334 of stopping the spinning of the semiconductor device. After the spinning of the semiconductor device is stopped, process 1 1 14 can be complete.
  • procedure 120 can comprise process 1 1 15 of baking the semiconductor device.
  • baking the semiconductor device comprises baking the first I LD dielectric material of process 1 1 14, the contact element(s) of process 1 1 13, the first semiconductor element(s) of process 1 1 12, and the substrate assembly of procedure 110 (FIG. 1 ).
  • One of the purposes of the bake can be to cause evaporation of the solvents from the edge bead process. Baking the semiconductor device can also increase planarization, decrease film defects, and cross-link the first 1LD dielectric material.
  • the baking of the semiconductor device can be performed using a one or two bake sequence.
  • the baking process can be performed at atmospheric pressure using one or more hot plates.
  • Process 1 1 15 can be performed, for example, in a Rite Track 8800.
  • the first bake can be a bake for approximately sixty seconds at approximately 160°C. In an alternative example, the first bake can be an approximately sixty second bake at approximately 150°C.
  • the semiconductor device can be allowed to cool for approximately thirty seconds before the second bake.
  • the semiconductor device can be allowed to cool at room temperature (and not using a chill plate).
  • the semiconductor device can be allowed to cool, in these examples, because the handling system uses polytetrafluoroethylene (e.g., Teflon® material from E. I. du Pont de Nemours and Company of Wilmington, Delaware) coated chucks to handle the semiconductor device. Placing a hot semiconductor device on the polytetrafluoroethylene coated chuck can damage the chuck. If other equipment is used, the cooling process can possibly be omitted.
  • polytetrafluoroethylene e.g., Teflon® material from E. I. du Pont de Nemours and Company of Wilmington, Delaware
  • the semiconductor device can be baked for a second time on a hot plate.
  • the second bake can be for approximately sixty seconds at a temperature greater than approximately 160°C because 160°C is the boiling point of PGME A.
  • the first bake was at the 160°C
  • the second bake can be for approximately sixty seconds at approximately 170°C.
  • the first bake was at the 150°C
  • the second bake can be for approximately sixty seconds at approximately 200°C.
  • the semiconductor device can be cooled again for thirty seconds. In other embodiments, other sequences of bakes can be performed.
  • the bake can be a single bake for approximately 1 to approximately 10 minutes at a temperature of greater than or equal to approximately 150°C and less than or equal to approximately 200°C.
  • the next process in procedure 320 of FIG. 1 can comprise process 1116 of curing the first ILD dielectric material. Curing of the first ILD dielectric material can improve the cross-linking of the first ILD dielectric material.
  • the curing can be performed in a convection oven in a nitrogen atmosphere at atmospheric pressure (i.e., approximately one atmosphere).
  • the semiconductor device can be placed in the oven. Afterwards, the temperature in the oven can be ramped-up to approximately 200°C, and the semiconductor device can be baked for approximately one hour at approximately 200°C.
  • the temperature can be ramped-up at a rate of approximately 1-2°C per minute to minimize outgassing of the first ILD dielectric material of process 1114. After the bake is complete, the temperature can be slowly ramped down (e.g., 1-2°C per minute) to room temperature.
  • a baking procedure with five separate bakes can be used.
  • the first bake can be a bake at approximately 60°C for approximately ten minutes.
  • the ramp-up time to approximately 60°C from room temperature is approximately ten minutes.
  • After baking at approximately 60°C the temperature is ramped-up over approximately thirty-two minutes to approximately 160°C.
  • the semiconductor device is baked for approximately thirty-five minutes at approximately 160°C.
  • the temperature of the convection oven then can be increased to approximately 180°C over approximately ten minutes after the 160°C bake.
  • the semiconductor device can be baked for approximately twenty minutes at approximately 180°C.
  • the temperature can be ramped-up over approximately fifty minutes to approximately 200°C.
  • the semiconductor device can be baked for approximately sixty minutes at approximately 200°C.
  • the temperature in the oven can be ramped-down to approximately 60°C over approximately seventy minutes.
  • the semiconductor device can be baked for approximately ten minutes at approximately 60°C.
  • the semiconductor device can be allowed to cool to approximately room temperature before proceeding with procedure 120 of FIG. 1 1. The baking of the semiconductor device can help anneal the one or more contact elements.
  • the semiconductor device can be placed in a nitrogen oven with various ramp rates reaching an eventual soak at approximately 200°C for approximately one hour.
  • procedure 120 of FIG. 1 can comprise process 1 1 17 of providing a second ILD dielectric material.
  • providing the second ILD dielectric material can comprise depositing the second ILD dielectric material over the first ILD dielectric material (e.g., first dielectric material 2461 (FIG. 24)).
  • the second dielectric material can comprise silicon nitride.
  • the second ILD dielectric material can comprise silicon oxynitride (SiO s N y ), silicon oxide, and/or silicon dioxide (SiOV).
  • the second ILD dielectric material can be deposited over the first ILD dielectric material by way of low temperature PECVD.
  • the first ILD dielectric material can be capped by the second ILD dielectric material.
  • the edges of the first ILD dielectric material can be capped by the second ILD dielectric material so the first ILD dielectric material is not exposed to any subsequent oxygen (O 2 ) plasma ashings. Oxygen plasma ashings can degrade the first ILD dielectric material in some examples.
  • the second ILD dielectric material can be deposited with a thickness of greater than or equal to approximately 100 nanometers to less than or equal to approximately 300 nanometers.
  • the second ILD dielectric materia! can be deposited to protect the first ILD dielectric material from later etches.
  • the next process in procedure 120 of FIG. 1 can be process 1 1 18 of providing a mask over the second ILD dielectric material.
  • the mask applied in process 11 18 can be an etch mask for an etching activ ity of process 1 1 19 of FIG. 11.
  • process 1 1 18 can comprise applying a patterned photoresist over the first ILD dielectric materia! (e.g., first ILD dielectric material 2461 (FIG. 24)) or patterning a mask over the first ILD dielectric material (e.g., first die!ectric material 2461 (FIG. 24)). Similarly, process 1 1 18 can comprise providing a patterned mask over the first ILD dielectric material (e.g., first dielectric material 2461 (FIG. 24)).
  • the mask covers one or more portions of the first ILD dielectric material and the second ILD dielectric material that are not to be etched.
  • the mask can be provided with a thickness such that the mask is not etched through during the etching process of process 1 119 of FIG. 11.
  • the mask can comprise a thickness of greater than or equal to approximately 250 nanometers and !ess than or equal to approximately 500 nanometers, such as, for example, 350 nanometers.
  • the mask comprises photoresist.
  • the photoresist can be AZ Electronic Materials MiR 900 Photoresist, manufactured by AZ Materials of Luxembourg, Luxembourg.
  • the photoresist is coated over the second ILD dielectric material using the Rite Track 8800.
  • the semiconductor device can be vapor primed and spin-coated with the mask (e.g., the photoresist). After coating the semiconductor device, the semiconductor device can be baked at approximately 105°C for approximately sixty seconds.
  • the semiconductor device can be aligned to the correct position with a template and exposed to UV (ultraviolet) light to transfer the mask image from the template to the mask.
  • UV ultraviolet
  • the semiconductor device can be baked for approximately ninety seconds at approximately H0°C.
  • the mask can be then developed using an approximately ninety second puddle with standard development chemicals to remove the portions of the photoresist that were not exposed to the UV light.
  • the last portion of providing the mask over the second ILD dielectric material can comprise performing a photoresist reflow process on the mask.
  • Photoresist reflow is the process of heating the mask after the photoresist has been developed to cause the photoresist to become at least semi-liquid and flow.
  • the semiconductor device can be baked at approximately 140 °C for approximately sixty seconds. This photoresist reflow process will decrease the sharpness of the edges of the mask, and thus, when etched in process 1119 of FIG. 1 1, the vias in the first dielectric and the second dielectric can comprise sloped sides. In some examples, the sloped sizes can be at an angle of approximately thirty degrees from horizontal.
  • procedure 120 of FIG. 1 can comprise process 1 119 of etching the base dielectric material, the first ILD dielectric material, and/or the second ILD dielectric material.
  • the base dielectric material, the first ILD dielectric material, and/or the second ILD dielectric material can be etched to create vias in the base dielectric material, the first ILD dielectric material, and/or the second ILD dielectric material.
  • the base dielectric material, the first ILD dielectric material, and/or the second ILD dielectric material can be etched in the same process using the same etch mask.
  • the first ILD dielectric material can be etched in a first process
  • the second ILD dielectric material can be etched in a second process
  • the base dielectric can be etched in a third process, in any applicable and/or suitable order.
  • a mask can be applied to the base dielectric material; the base dielectric material can be etched; and the mask can be removed before the first ILD dielectric material is provided in process 1 1 14 of FIG. 1 1. Subsequently, a mask can be applied to the first ILD dielectric material; the first ILD dielectric material can be etched; and the mask can be removed before the second ILD dielectric material is provided in process 1 1 18 of FIG. 1 1. Then, a mask can be applied to the second ILD dielectric material, and the second ILD dielectric material can be etched. In another example, the second ILD dielectric material can be etched using the mask of process 1 1 18; the mask can be removed; and the patterned second ILD dielectric material can be used as the mask for patterning the first ILD dielectric material.
  • the base dielectric material, the first ILD dielectric material, and/or the second ILD dielectric material are plasma etched.
  • the base dielectric material, the first ILD dielectric material, and/or the second ILD dielectric material can be reactive ion etched (RIE).
  • the base dielectric material, the first ILD dielectric material, and/or the second ILD dielectric material can be etched with a fluorine-based etchant.
  • the etchant can be trifliioromethane (CHF 3 ), sulfur hexafluoride (SFg), and/or any other suitable fluorine-based etchant(s).
  • the first material can comprise the organosiloxane dielectric material described previously, and the second material can comprise silicon nitride.
  • the first ILD dielectric material and the second ILD dielectric material can be RIE etched with sulfur hexafluoride (SF 6 ) for approximately four minutes. If sulfur hexafluoride is used as the etchant, the etching can be performed in a plasma chamber with a 1 :2 ratio of sulfur hexafluoride to oxygen ((3 ⁇ 4).
  • the etch rate of the sulfur hexafluoride for the first ILD dielectric material and the second ILD dielectric material are approximately the same (i.e., approximately 500 nanometers per minute).
  • the etch rate of the second ILD dielectric material can be marginally greater than the first ILD dielectric material.
  • the pressure in the plasma chamber during etching can be greater than or equal to approximately 50 mTorr and less than or equal to approximately 400 mTorr.
  • the RIE etch can be performed in a Tegal 901 , manufactured by Tegal Corporation of Petaluma, California.
  • the second ILD dielectric material can be etched before the first ILD dielectric material; the first ILD dielectric materia! can be etched before the base dielectric material.
  • the metal layer underneath the base dielectric material functions as an etch stop for the etching process. If sulfur hexafluoride is used as the etchant, the metal layer can comprise aluminum. In this embodiment, the metal layer of can be devoid of molybdenum and/or tantalum because sulfur hexafluoride etches these two metals. In a different embodiment, the metal layer can comprise molybdenum and/or tantalum if the etch for the overlying second dielectric layer is a timed etch.
  • FIG. 24 illustrates a cross-sectional view of the device build area of an example of semiconductor device 1350 after etching etch base dielectric material 2499, first dielectric material 2461, and second dielectric material 2462, according to the embodiment of FIG. 1.
  • semiconductor device 1350 can comprise vias 2463, as shown in FIG. 24. Vias 2463 can be associated with via area 2982 (FIG. 29).
  • the mask over second dielectric layer 2462 is not shown in FIG. 24 [00200]
  • the next process in procedure 120 can comprise process
  • the mask can be removed by ashing the mask (e.g., the photoresist) at a temperature below 110°C. If the mask is ashed at a temperature above 1 10°C, cracking can occur in the first ILD dielectric material. Accordingly, in some examples, ashing of the mask can be performed at a temperature greater than or equal to approximately 70°C and less than or equal to approximately 90°C. In the same or different example, the ashing of the mask can be performed at a temperature greater than or equal to approximately 77°C and less than or equal to approximately 84°C.
  • the ashing can be performed at a pressure of no greater than approximately 300 mTorr. Oxygen (0 2 ) can flow through in the chamber during the ashing process at a rate of approximately 50 seem.
  • the ashing procedure can be performed in a Tegal 901.
  • the semiconductor device can be rinsed with deionized water and spin dried.
  • the rinsing can be performed in a quick dump rinser, and the drying can be performed in a spin rinse dryer.
  • a wet strip can be used to remove the photoresist.
  • an N-methyl pyrolidinone (NMP) based stripper can be used.
  • process 1 198 and/or process 1 1 17 can be omitted.
  • the next process in procedure 120 of FIG. 21 can comprise process 1 121 of providing one or more second semiconductor elements. At least part of performing process
  • exemplary second semiconductor element(s) can comprise a second metal layer, an indium tin oxide (ITO) layer, and a silicon nitride layer. Further exemplary second semiconductor element(s) can comprise an N-type layer, an intrinsic (I) layer, and a P- type layer.
  • FIG. 25 illustrates a cross-sectional view of the device build area of an example of semiconductor device 1350 after providing N-type layer 2564, according to the embodiment of FIG. 1.
  • N-type layer 2564 can be deposited over second dielectric material 2462 and at least partially in vias 2463 (FIG. 24), including, for example, second dielectric material 2462 (FIG. 24), first dielectric material 2461 (FIG. 24), base dielectric material 2499 (FIG. 24), and/or metal layer 2160 (FIG. 21).
  • N-type layer 2564 can be deposited by sputtering using a KDF 744.
  • N-type layer 2564 can define the pixel of the photodiode described above with respect to process 1 121 (FIG. 1 1).
  • N-type layer 2564 can comprise aluminum, silicon, neodymium, tantalum, molybdenum, chromium, titanium, and/or tungsten, which can be deposited using a KDF 744.
  • N-type layer 2564 can be capped with phosphorous doped silicon or any other suitable N-doped material.
  • N-type layer 2564 can be configured and/or structured (i) to provide stable, ohmic contact with diffusion barrier 2158 (FIG. 21) and/or (ii) to provide a selectivity of approximately 10: 1 or greater for subsequent etchings. Further, N-type layer 2564 can be greater than or equal to approximately 50 nanometers thick and less than or equal to approximately 200 nanometers thick, such as, for example, approximately 150 nanometers thick.
  • N-type layer 2564 can be pattern etched, such as, for example, with a dry etchant.
  • the dry etchant can comprise chlorine and boron trichloride.
  • N-type layer 2564 can be etched using an AMAT 8330.
  • FIG. 26 illustrates a cross-sectional view of the device build area of an example of semiconductor device 1350 after providing I layer 2665, P-type layer 2666, and ITO layer 2667, according to the embodiment of FIG. 1.
  • I layer 2665 can be deposited over N- type layer 2564;
  • P-type layer 2666 can be deposited over I layer 2665; and
  • ITO layer 2667 can be deposited over P-type layer 2666.
  • I layer 2665 can be deposited onto semiconductor device 1350 by way of PECVD, such as, for example, (i) using an AMAT P5000 and/or AKT 1600, both being manufactured by Applied Materials, Inc. of Santa Clara, California., and/or (ii) using silane (S1H 4 ) and hydrogen (H 2 ) precursor gases.
  • I layer 2665 can be configured such that film stress in I layer 2665 is minimized to prevent semiconductor 1350 from bowing after performing procedure 130 (FIG. 1), as described below.
  • the ratio of hydrogen and silane precursor gases can be adjusted to control and/or tune the film stress in I layer 2665. Decreasing the ratio of hydrogen to silane increases (i.e., makes more positive) the film stress.
  • the film stress in I layer 2665 can be controlled and/or tuned such that the film stress is greater than or equal to approximately -150 MPa (MegaPascals) and less than or equal to approximately -50 MPa.
  • I layer 2665 can be deposited using an electrode (e.g., a 470 by 370 millimeter electrode) with an electrical power of 75 Watts ⁇ 50 percent.
  • the power density can comprise approximately 43.1 milli Watts per square centimeter.
  • the susceptor spacing for the deposition can be approximately 24.43 millimeters ⁇ 50 percent. The susceptor spacing can affect the deposition rate, film characteristics, uniformity, stress, etc. of 1 layer 2665.
  • I layer 2665 can be deposited onto semiconductor device 1350 at a pressure of approximately 2.5 Torr ⁇ 50 percent and/or at a temperature of approximately 200°C, such as, for example, for a time of approximately 3600 seconds ⁇ 50 percent.
  • the silane and hydrogen precursor gases can be provided at flow rates of 100 seem ⁇ 50 percent (standard cubic centimeters per minute) and 1800 seem ⁇ 50 percent, respectively. Where these values are bounded within a range of ⁇ 50 percent, the value can be chosen based on the lateral dimensions of the substrate assembly. That is, the lateral dimensions of the substrate assembly can impact the film stress in the I layer such that these parameters can be tuned and/or adjusted to accommodate the particular substrate assembly.
  • I layer 2665 can comprise intrinsically doped silicon and/or undoped amorphous silicon (a-Si). Further, I layer 2665 can be greater than or equal to approximately 100 nanometers thick and less than or equal to approximately 150 nanometers thick, such as, for example, approximately 120 nanometers thick. In other embodiments, I layer 2665 can be approximately 1200 nanometers thick.
  • P-type layer 2666 can be deposited onto semiconductor 1350 by way of PECVD, such as, for example, using an AMAT P5000 and/or using silane (SiH 4 ), hydrogen (!3 ⁇ 4), and diborane ( ⁇ 2 ⁇ 6 ) precursor gases.
  • PECVD such as, for example, using an AMAT P5000 and/or using silane (SiH 4 ), hydrogen (!3 ⁇ 4), and diborane ( ⁇ 2 ⁇ 6 ) precursor gases.
  • SiH 4 silane
  • hydrogen !3 ⁇ 4
  • diborane ⁇ 2 ⁇ 6
  • P-type layer 2666 can comprise boron doped silicon. P-type layer 2666 can be configured to permit electrical contact between I layer 2665 and ITO layer 2667 while also maintaining reasonable light transmissivity through P-type layer 2666. Accordingly, P-type layer 2666 can be greater than or equal to approximately 5 nanometers and less than or equal to approximately 20 nanometers.
  • ITO layer 2667 can be deposited over P-type layer 2666.
  • ITO layer 2565 can be deposited by sputtering using a KDF 744.
  • ITO layer 2667 can comprise indium tin oxide and can be greater than or equal to approximately 25 nanometers thick and less the or equal to approximately 50 nanometers thick. At this thickness, ITO layer 2667 can comprise a sheet resistance of approximately 160 Ohms/square. In general, the thickness of ITO layer 2667 can be balanced to maximize the light transmissivity of ITO layer 2667 and to minimize the sheet resistance. [00217] In some examples, I layer 2665, P-type layer 2666, and 1TO layer 2667 can be pattern etched. As an example, I layer 2665, P-type layer 2666, and ITO layer 2667 can be etched using an A3VIAT 8330.
  • Etching I layer 2665 can undercut ITO layer 2667 leaving an overhang after the etch.
  • ITO layer 2667 can be etched with buffered hydrofluoric (HF) acid to remove the overhang.
  • ITO layer 2667 ca be etched with buffered hydrofluoric acid while the photoresist for the patterned etch remains in place. Subsequently, the photoresist for the patterned etch can be removed.
  • HF buffered hydrofluoric
  • FIG. 32 illustrates a cross-sectional view of the device build area of an example of semiconductor device 1350 after providing silicon nitride layer 3268, according the embodiment of FIG. 1.
  • Silicon nitride layer 3268 can be deposited over ITO layer 2667 and can be approximately 100 nanometers thick.
  • silicon nitride layer 3268 can be deposited via PECVD using an AMAT P5000.
  • silicon nitride layer 3268 can be etched using a Tegal 901, with ITO layer 2667 being the stop layer.
  • silicon nitride layer 3268 can be omitted.
  • procedure 120 can be complete.
  • the next procedure of method 100 can comprise procedure 130 of removing the flexible substrate, including the semiconductor elements coupled to the flexible substrate, from the carrier substrate.
  • Procedure 130 can be performed when the substrate assembly comprises a flexible substrate.
  • the substrate assembly comprises a rigid substrate but not a flexible substrate
  • procedure 130 can be omitted.
  • the flexible substrate can be removed from the carrier substrate by peeling the flexible substrate from the carrier substrate by hand.
  • a razor blade can be inserted at the interface between the carrier substrate and the flexible substrate and moved toward the center of the flexible substrate to facilitate peeling the flexible substrate from the carrier substrate.
  • FIG. 27 illustrates an example of method 2700 of planarizing a flexible substrate.
  • method 2700 can be considered a method of etching an organosiloxane dielectric material.
  • Method 2700 can also be considered a method of etching an organic siloxane-based dielectric or a method of etching a siloxane-based dielectric material.
  • Method 2700 is merely exemplary and is not limited to the embodiments presented herein. Method 2700 can be employed in many different embodiments or examples not specifically depicted or described herein.
  • method 2700 can comprises procedure 271 1 of providing a flexible substrate.
  • Procedure 2711 can be similar or identical to process 21 1 of FIG. 2.
  • the flexible substrate can be similar or identical to flexible substrate 450 of FIG. 4.
  • procedure 2711 can be similar or identical to procedure 110 of FIG. 1, and the flexible substrate can be similar or identical to flexible substrate 450, which can be a portion of substrate assembly 540.
  • Method 2700 can continue with procedure 2712 of providing a first flexible substrate dielectric material.
  • the first flexible substrate dielectric material can be similar or identical to second dielectric material 2462 of FIG. 24.
  • procedure 2712 can be similar or identical to process 1 1 17 of FIG. 1 1.
  • the next procedure in method 2700 can comprise procedure 2713 of providing a second flexible substrate dielectric material.
  • the second flexible substrate dielectric material can be similar or identical to first dielectric material 2461 of FIG. 24.
  • Procedure 2713 can be similar or identical to process 1 1 14 of FIG. 1 1.
  • Method 2700 can continue with procedure 2714 of baking the second flexible substrate dielectric material.
  • procedure 2714 can be similar or identical to process 1 1 15 of FIG. 1 1.
  • method 2700 can comprise procedure 2715 of curing the second dielectric material.
  • procedure 2715 can be similar or identical to process 1 1 16 of FIG. 1 1.
  • a different baking procedure with five separate bakes in a convection oven can be used.
  • the first bake can be a bake at approximately 40°C for approximately ten minutes.
  • the ramp-up time from room temperature to approximately 40°C can be approximately two minutes.
  • the temperature can be ramped-up over approximately thirty-two minutes to approximately 160°C.
  • the flexible substrate is baked for approximately thirty-five minutes at approximately 160°C.
  • the temperature of the convection oven is then increased to approximately 180°C over approximately ten minutes after the 160°C bake.
  • the flexible substrate is baked for approximately twenty minutes at approximately 180°C.
  • the temperature is ramped-up over approximately fifty minutes to approximately 230°C. Alternatively, the temperature is ramped-up at approximately 2°C per minute to approximately 230°C.
  • the flexible substrate is baked for approximately fifteen hours at approximately 230°C.
  • the temperature in the oven is ramped-down to approximately 60°C over approximately eighty-five minutes.
  • the flexible substrate is baked for approximately ten minutes at approximately 60°C. After baking is complete, the flexible substrate is allowed to cool to approximately room temperature before proceeding with method 2700 of FIG. 27.
  • Method 2700 ca continue with procedure 2716 of providing a third flexible substrate dielectric material.
  • the third flexible substrate dielectric material can be greater than or equal to approximately 200 nanometers thick and less than or equal to approximately 400 nanometers, such as, for example, 300 nanometers thick.
  • the third flexible substrate dielectric material can comprise silicon nitride. After depositing the third flexible substrate dielectric material, the flexible substrate can be in-situ baked for approximately five minutes at approximately 180°C. In some examples, the third flexible substrate dielectric material can be similar or identical to passivation layer 1352 (FIG. 13).
  • FIG. 28 illustrates an example of semiconductor device 2850 after providing the third flexible substrate dielectric material, according to the second embodiment.
  • first dielectric material 2871 can be provided over flexible substrate assembly 540.
  • Second dielectric material 2872 can be provided over first dielectric material 2871, and
  • third dielectric material 2873 can be provided over second dielectric material 2872.
  • method 2700 can be complete.
  • the resulting semiconductor device e.g., semiconductor device 2850 (FIG. 28)
  • semiconductor device 2850 FIG. 28
  • the flexible substrate provided in procedure 1 10 can be provided without performing method 2700.
  • the semiconductor device of method 100 (e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)) can comprise an average effective saturation mobility of 19.7 cm 2 /V ⁇ s, an average drive current of approximately 57.5 microAmps/(Width/Length), an average threshold voltage shift of 0.55 volts under positive and negative gate bias direct current (DC) stress for 10,000 seconds, an average subthreshold slope of 0.22 volts/decade, and a reverse bias leakage current of approximately 1 femtoAmp/micrometer.
  • the semiconductor device of method 100 (FIG. 1) (e.g., semiconductor device 1350 (FIGs.
  • the semiconductor device of method 300 (e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)) can be manufactured at temperatures at or below approximately 200 degrees Celsius.
  • the semiconductor device of method 100 (e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)) can be implemented as part of one or more electronic devices.
  • the electronic device(s) can comprise the semiconductor device of method 100 (FIG. 1) (e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)).
  • the semiconductor device of method 100 (FIG. 1) e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)
  • the semiconductor device of method 100 (FIG. 1) can comprise one or more transistors (e.g., thin film transistors) and as applicable, one or more emitters and/or detectors corresponding to the transistor(s).
  • the electronic device(s) can be configured to operate as a display and/or an imaging system, depending on whether the semiconductor device of method 100 (FIG. 1) (e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)) comprises emitters or detectors.
  • the display can comprise any of a liquid crystal display, an electrophoretic display, or an organic light emitting diode (OLED) display.
  • FIG. 33 illustrates an exemplary imaging system 3300 implementing the semiconductor device of method 100 (FIG. 1) (e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)), according to an embodiment.
  • imaging system 3300 is merely exemplary and is not limited to the embodiments presented herein. Imaging system 3300 can be employed in many different embodiments or examples not specifically depicted or described herein. In many examples, imaging system 3300 can comprise a digital x-ray imaging system.
  • Imaging system 3300 comprises active matrix pixel array 3301 and flexible scintillator layer 3302. Further, imaging system 3300 can comprise flexible base plate 3303. Meanwhile, imaging system 3300 can also comprise one or more gate driver chips 3305, one or more data line chips 3306, printed circuit board 3314, and output 3315.
  • gate driver chip(s) 3305 can comprise gate driver chip 3307, gate driver chip 3308, and gate driver chip 3309.
  • data line chip(s) 3306 can comprise data line chip 3310, data line chip 331 1 , data line chip 3312, and data line chip 3313.
  • FIG. 33 illustrates gate driver chip(s) 3305 as comprising three gate driver chips and data line chip(s) 3306 as comprising four data line chips
  • imaging system 3300 can comprise any suitable quantity of gate driver chips and/or data line chips, such as, for example, as suitable to accommodate the quantity of pixels of active matrix pixel array 3301, as described below, and/or the corresponding gate driver line(s) and/or data line(s).
  • Flexible base plate 3303 can be under active matrix pixel array 3301, such as, for example, to reinforce and/or support active matrix pixel array 3301. Further, flexible scintillator layer 3302 can be over active matrix pixel array 3301. For example, flexible scintillator layer 3302 can be pressed tightly against active matrix pixel array 3301, such as, for example, at a side of active matrix pixel array 3301 opposite the flexible substrate.
  • imaging system active matrix pixel array 3301 and/or flexible scintillator layer 3302 can comprise central axis 3304.
  • Central axis 3304 can refer to an imaginary axis running parallel with and being equidistant to the opposing and longest sides of active matrix pixel array 3301. Where active matrix pixel array 3301 comprises multiple opposing and longest sides of equal length, such as, for example, when active matrix pixel array 3301 comprises a square array, any one set of opposing sides can be chosen by which to apply central axis 3304.
  • active matrix pixel array 3301, flexible scintillator layer 3302, and/or flexible base plate 3303 can be configured to be able to flex up to approximately 45 degrees with respect to central axis 3304.
  • active matrix pixel array 3301 , flexible scintillator layer 3302, and/or flexible base plate 3303 can comprise materials configured to permit this degree of deflection about central axis 3304.
  • the flexible substrate of active matrix pixel array 3301 can be similar or identical to flexible substrate 450 (FIG. 4).
  • flexible scintillator layer 3302 can comprise gadolinium oxysulfide and/or cesium iodide, in other examples, flexible scintillator layer 3302 can comprise any suitable flexible material configured to luminesce when exposed to ionizing radiation.
  • flexible base plate 3303 can comprise plastic, aluminum, carbon fiber, and/or fiberglass.
  • active matrix pixel array 3301 can be similar or identical to the semiconductor device of method 100 (FIG. 1) (e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)). Accordingly, active matrix pixel array 3301 can comprise multiple pixels configured and/or arranged in an active matrix array over a flexible substrate (e.g., flexible substrate 450 (FIG. 4)). In many examples, the multiple pixels can be configured and/or arranged in a regular grid. In other examples, the multiple pixels can be configured and/or arranged in another format (e.g., an irregular grid).
  • Each pixel of the multiple pixels can comprise a transistor (e.g., a thin film transistor) over the flexible substrate and a photodiode (e.g., a passive pixel PIN photodiode) over, on, and/or coupled to the transistor.
  • the transistor can comprise a passivation layer (e.g., passivation layer 1352 (FIGs. 26 & 32)), a gate metal layer over the passivation layer (e.g., gate metal layer 1353 (FIGs. 26 & 32)), a gate dielectric layer over the gate metal layer (e.g., gate dielectric layer 1554 (FIGs.
  • a patterned active layer over the date dielectric layer e.g., patterned active layer (FIGs. 26 & 32)
  • a patterned IMD layer over the patterned active layer e.g., patterned IMD layer 1556 (FIGs. 26 & 32)
  • a mesa passivation layer over the patterned IMD layer e.g., mesa passivation layer 1757 (FIGs. 26 & 32)
  • one or more contact elements over the mesa passivation layer e.g., N+ a-Si layer 2159 (FIGs. 26 & 32), diffusion barrier 2158 (FIGs. 26 & 32), and/or metal layer 2160 (FIGs. 26 & 32)).
  • the photodiode can comprise one or more semiconductor elements.
  • the semiconductor element(s) can comprise an N-type layer over the transistor (e.g., N-type layer 2564 (FIGs. 26 & 32)), an I layer over the N-type layer (e.g., I layer 2665 (FIGs. 26 & 32)), and a P-type layer over the I layer (e.g., P-type layer 2666 (FIGs. 26 & 32)).
  • the semiconductor elements can further comprise an ITO layer over the P-type layer (e.g., ITO layer 2667 (FIGs. 26 & 32)).
  • the semiconductor elements can comprise a silicon nitride layer over the ITO layer (e.g., silicon nitride layer 2868 (FIGs. 26 & 32)).
  • a quantity of the multiple pixels can be a function of a resolution of active matrix pixel array 3301, and vice versa. Accordingly, the quantity of the multiple pixels can comprise any suitable number of pixels.
  • each pixel of the multiple pixels can be coupled to one gate driver line of multiple gate driver lines and can be coupled one data line of multiple data lines.
  • each pixel for a given row of active matrix pixel array 3301 can be coupled to the same gate driver line of the multiple gate driver lines and different data lines of the multiple data lines.
  • each pixel for a given column of active matrix pixel array 3301 can be coupled to the same data line of the multiple data lines and different gate driver lines of the multiple gate driver liners.
  • FIG. 34 illustrates an exemplary circuit diagram modeling pixel
  • Pixel 3400 can be similar or identical to any one of the multiple pixels of active matrix pixel array 3301 of imaging system 3300 (FIG. 33).
  • pixel 3400 can comprise thin film transistor 3402, photodiode
  • the multiple gate driver lines can be tape automated bonded at their ends opposite of where the multiple gate driver lines are coupled with the multiple pixels to gate driver chip(s) 3305, and the multiple data lines can be taped automated bonded at their ends opposite where the multiple data lines are coupled with the multiple pixels to data line chip(s) 3306.
  • Gate driver chip(s) 3305 and data line chip(s) 3306 can be configured as chips on flex.
  • the multiple gate driver lines can be distributed evenly between gate driver chip(s) 3305, and the multiple data lines can be distributed evenly between data line chip(s) 3306, but the distribution need not be even if deemed suitable.
  • gate driver chip(s) 3305 and data line chip(s) 3306 can be tape automated bonded to printed circuit board 3314, which can be coupled to output 3315.
  • Print circuit board 3314 can comprise any suitable flexible material or rigid material, as applicable.
  • Output 3315 can comprise a zero insertion force connector.
  • imaging system 3300 can comprise the housing.
  • the housing can configured to block active matrix pixel array 3301 from substantially all light outside of the housing.
  • the housing can be mostly or completely opaque.
  • the housing can also be flexible.
  • the housing can be configured to be at least as flexible as active matrix pixel array 3301 , flexible scintillator layer 3302, and/or flexible base plate 3303.
  • Output connector 3315 can be coupled to one or more analog-to-digital converters, which can also be enclosed within the housing and/or mounted at another printed circuit board. Meanwhile, the analog-to-digital converter(s) can be coupled (e.g., via any suitable cable) to a frame grabber board external to the housing.
  • the frame grabber board can comprise any suitable and/or conventional frame grabber board configured to receive data from an imaging system (e.g., a digital x-ray imaging system).
  • the frame grabber board can be part of a computer system, and the computer system can be configured to display imaging data provided by active matrix pixel array 3301, such as, for example, at an electronic display.
  • imaging system 3300 can comprise the frame grabber board, the computer system, and/or the electronic display.
  • the computer system can comprise the frame grabber board and/or the electronic display.
  • imaging system 3300 can operate similarly to a conventional imaging system. That is, electromagnetic radiation can be emitted at an object between the emitter and active matrix pixel array 3301.
  • flexible scintillator layer 3302 can luminesce to varying extents across its surface, providing photons to active matrix pixel array 3301.
  • the multiple pixels of active matrix pixel array 3301 can detect the photons as the various rows and/or columns of pixels are activated by the corresponding gate driver lines. Meanwhile, the multiple pixels can then output the resulting imaging data to the data lines, on to the analog-to-digital converters until arriving at the frame grabber board.
  • the imaging data can be provided to the computer system and/or to another remote computer system for analysis, in many examples, the computer system and/or the remote computer system can be similar or identical to computer system 4100 (FIG. 41), as described below.
  • imaging system 3300 can be more durable and more lightweight than conventional imaging systems implementing rigid (e.g., glass) substrates. Further, imaging system 3300 can also be more portable than conventional imaging systems, permitting real-time interactive remote diagnostic imaging. Further still, imaging system 3300 can be sufficiently durable to preclude a need for post-fabrication ruggedization, thereby reducing a manufacturing cost and bulk volume of imaging system 3300 and further reducing the weight of imaging system 3300, factors which in turn can increase the portability of imaging system 3300.
  • Portable digital imaging functionality can be advantageous to permit digital imaging data to be transmitted to a location remote from imaging system 3300 for analysis and feedback (e.g., in real-time), such as, for example, by a physician (e.g., a radiologist), an engineer (e.g., a structural engineering), a government agency (e.g., police, military, etc.), or any other suitable expert in a field relating to an object being imaged by imaging system 3300.
  • imaging system 3300 could be implemented to remotely analyze injuries of civilians and/or military personnel, to remotely analyze damage to an oil pipeline and/or an aircraft body, and/or to remotely analyze hidden explosives and/or contraband.
  • the remote expert can enhance and/or augment digital images provided by imaging system 3300 by overlaying, fusing, and/or superimposing computer-based images, graphics, text, video, and/or audio instructions within the digital image files and/or auxiliary files corresponding thereto. Then, the digital image files and/or auxiliary files can be transmitted back to the location of imaging system 3300 for local display.
  • imaging system 3300 could be used by a combat medic to image an injured soldier and send the imaging data to a remote (e.g., overseas) location where a distant physician could analyze the imaging data and relay back detailed medical diagnostic and treatment information to the combat medic.
  • active matrix pixel array 3301 can be similar or identical to the semiconductor device of method 100 (FIG. 1) (e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)), imaging system 3300 also can benefit from the electrical properties of the semiconductor device of method 100 (FIG. 1 ) (e.g., semiconductor device 1350 (FIGs. 13-22, 24-26, 29, & 32)).
  • the thin film transistors of active matrix pixel array 3301 can comprise a threshold voltage shift of greater than or equal to -1 volt and less than or equal to 1 volt for a ⁇ 20 volt direct current bias stress applied for 10,000 seconds, and/or the photodiode can comprise a leakage current of less than or equal to approximately 10 picoAmps/mnr.
  • this approximately constant operational threshold voltage and/or sub-10 picoAmps/mm " leakage current can permit active matrix pixel array 3301 to operate reliably enough and/or with sufficient image quality to obtain approval for use in medical imaging by the United States Food and Drug Administration.
  • imaging system 3300 can be inherently more durable than a conventional imaging system as a result of the flexible substrate, in some examples, imaging system 3300 can survive being dropped and/or can survive impacts without being damaged. Further, because imaging system 3300 can be flexible and/or can comprise a thin form factor, in some examples, there can be locations accessible to imaging system 3300 that are not accessible to a conventional imaging system. For example, in some embodiments, imaging system 3300 can be slid underneath a car accident victim directly at the site of the accident such that movement of the victim prior to assessing the severity of the victim's injuries can be minimized. Further still, because imaging system 3300 can be flexible, imaging system 3300 can conform to a surface of an object for imaging.
  • FIG. 35 illustrates a flow chart for an embodiment of method 3500 of manufacturing an imaging system.
  • Method 3500 is merely exemplary and is not limited to the embodiments presented herein. Method 3500 can be employed in many different embodiments or examples not specifically depicted or described herein. In some embodiments, the procedures, the processes, and/or the activities of method 3500 can be performed in the order presented. In other embodiments, the procedures, the processes, and/or the activities of method 3500 can be performed in any other suitable order. In still other embodiments, one or more of the procedures, the processes, and/or the activities in method 3500 can be combined or skipped.
  • the imaging system can be similar or identical to imaging system 3300 (FIG. 33).
  • Method 3500 can comprise activity 3501 of providing an active matrix pixel array.
  • the active matrix pixel array can be similar or identical to active matrix pixel array 3301 (FIG. 33).
  • FIG. 36 illustrates an exemplary activity 3501, according to the embodiment of FIG. 35.
  • Activity 3501 can comprise activity 3601 of providing a flexible substrate.
  • the flexible substrate can be similar or identical to flexible substrate 450 (FIG. 4).
  • Activity 3501 can comprise activity 3602 of providing a pixel.
  • the pixel can be similar or identical to any pixel of the multiple pixels of active matrix pixel array 3301 (FIG. 33 ).
  • FIG. 37 illustrates an exemplary activity 3602, according to the embodiment of FIG. 35.
  • Activity 3602 can comprise activity 3701 of providing a transistor over the flexible substrate.
  • the transistor can be simi lar or identical to any transistor of any pixel of the multiple pixels of active matrix pixel array 3301 (FIG. 33).
  • FIG. 38 illustrates an exemplary activity 3701 , according to the embodiment of FIG. 35.
  • Activity 3701 can comprise activity 3801 of providing at least one first metal oxide over the flexible substrate to form the first constituent active layer.
  • the first constituent active layer can be similar or identical to first constituent active layer 3156 (FIG. 31 ).
  • Activity 3701 can comprise activity 3802 of providing at least one second metal oxide over the first constituent active layer to form the second constituent active layer.
  • the second constituent active layer can be similar or identical to second constituent active layer 3157
  • activity 3802 can be performed after activity 3801.
  • activity 3602 can comprise activity 3702 of providing a photodiode over the transistor.
  • the photodiode can be similar or identical to any photodiode of any pixel of the multiple pixels of active matrix pixel array 3301 (FIG. 33).
  • activity 3702 can be performed after activity 3701.
  • FIG. 39 illustrates an exemplary activity 3702, according to the embodiment of FIG. 35.
  • Activity 3702 can comprise activity 3901 of providing a N-type layer over the transistor.
  • activity 3903 can comprise providing at least one of aluminum, silicon, neodymium, tantalum, molybdenum, chromium, titanium, and/or tungsten over the transistor.
  • the N-type layer can be similar or identical to N-type layer 2564 (FIG. 25).
  • Activity 3702 can comprise activity 3902 of providing an I layer over the N-type layer.
  • activity 3902 can comprise providing intrinsically doped silicon over the N-type layer.
  • activity 3902 can be performed after activity 3901.
  • the 1 layer can be similar or identical to I layer 2665 (FIG. 26).
  • Activity 3702 can comprise activity 3903 of providing a P-type layer over the I layer.
  • Activity 3903 can comprise providing boron doped silicon over the I layer.
  • activity 3902 can be performed after activity 3902.
  • the P layer can be similar or identical to P- type layer 2666 (FIG. 26).
  • method 3500 can comprise activity 3502 of providing a flexible scintillator layer over the active matrix pixel array.
  • the flexible scintillator layer can be similar or identical to flexible scintillator layer 3302 (FIG. 33).
  • method 3500 can comprise activity 3503 of providing a flexible base plate under the active matrix pixel array.
  • the flexible base piate can be similar or identical to flexible base plate 3303 (FIG. 33).
  • activity 3503 can be performed prior to, after, and/or simultaneously with activity 3502.
  • Method 3500 can comprise activity 3504 of coupling a gate driver line to the pixel.
  • activity 3504 can be performed simultaneously with and/or as part of activity 3501.
  • Method 3500 can comprise activity 3505 of coupling a data line to the pixel.
  • activity 3505 can be performed simultaneously with and/or as part of activity 3501. Further, activity 3504 and activity 3505 can be performed approximately simultaneously with each other.
  • FIG. 40 illustrates a flow chart for an embodiment of method 4000 of imaging an object with an imaging system.
  • Method 4000 is merely exemplary and is not limited to the embodiments presented herein. Method 4000 can be employed in many different embodiments or examples not specifically depicted or described herein. In some embodiments, the procedures, the processes, and/or the activities of method 4000 can be performed in the order presented. In other embodiments, the procedures, the processes, and/or the activities of method 4000 can be performed in any other suitable order. In still other embodiments, one or more of the procedures, the processes, and/or the activities in method 4000 can be combined or skipped.
  • the imaging system can be similar or identical to imaging system 3300 (FIG. 33).
  • the object can be any suitable object.
  • method 4000 can be implemented via execution of computer instructions configured to run at one or more processing modules and configured to be stored at one or more memory storage modules of a computer system.
  • the computer system can be similar or identical to computer system 4100 (FIG. 41).
  • Method 4000 can comprise activity 4001 of positioning the object between an active matrix pixel array of the imaging system and an emitter of electromagnetic radiation.
  • the active matrix pixel array can be similar or identical to active matrix pixel array 3301 (FIG. 33).
  • the emitter can comprise any suitable emitter of electromagnetic radiation for an imaging system, such as, for example, a digital x-ray imaging system.
  • Method 4000 can comprise activity 4002 of emitting electromagnetic radiation from the emitter of electromagnetic radiation at the active matrix pixel array and the object.
  • activity 4002 can comprise receiving part of the electromagnetic radiation at a flexible scintillator layer positioned between the active matrix pixel array and the object.
  • the flexible scintillator layer can be similar or identical to flexible scintillator layer 3302 (FIG. 33).
  • Method 4000 can comprise activity 4003 of providing an x-ray representation of the object.
  • activity 4003 can comprise generating the x-ray representation of the object based on a photon detected at a pixel of the active matrix pixel array.
  • the pixel can be similar or identical to any pixel of the multiple pixels of active matrix pixel array 3301 (FIG. 33).
  • Method 4000 can comprise activity 4004 of detecting at the pixel of the active matrix pixel array a photon emitted by the flexible scintillator layer in response to receiving the part of the electromagnetic radiation.
  • Method 4000 can comprise activity 4005 of bending the active matrix pixel array such that the active matrix pixel array at least partially surrounds the object.
  • FIG. 41 illustrates an exemplary embodiment of computer system 4100, all of which or a portion of which can be suitable for implementing part of the functionality of imaging system 3300 (FIG. 33) as well as methods 3500 (FIG. 35) and/or method 4000 (FIG. 40) and/or any of the various procedures, processes, and/or activities of method 3500 (FIG. 35) and/or method 4000 (FIG. 40).
  • Computer system 4100 includes chassis 4102 containing one or more circuit boards (not shown), Universal Serial Bus (USB) 41 12, Compact Disc Read-Only Memory (CD-ROM) and/or Digital Video Disc (DVD) drive 4116, and hard drive 41 14.
  • USB Universal Serial Bus
  • CD-ROM Compact Disc Read-Only Memory
  • DVD Digital Video Disc
  • FIG. 41 A representative block diagram of the elements included on the circuit boards inside chassis 4102 is shown in FIG. 41.
  • Central processing unit (CPU) 4210 in FIG. 42 is coupled to system bus 4214 in FIG. 42.
  • the architecture of CPU 4210 can be compliant with any of a variety of commercially distributed architecture families.
  • System bus 4214 also is coupled to memory 4208, where memory 4208 includes both read only memory (ROM) and random access memory (RAM). Non-volatile portions of memory 4208 or the ROM can be encoded with a boot code sequence suitable for restoring computer system 4100 (FIG. 41) to a functional state after a system reset.
  • memory 4208 can include microcode such as a Basic Input-Output System (BIOS).
  • BIOS Basic Input-Output System
  • the one or more storage modules of the various embodiments disclosed herein can include memory 4208, USB 4112 (FIGs. 41-42), hard drive 41 14 (FIGs. 41-42), and/or CD-ROM or DVD drive 4116 (FIGs. 41 -42).
  • the one or more storage modules of the various embodiments disclosed herein can comprise an operating system, which can be a software program that manages the hardware and software resources of a computer and/or a computer network.
  • the operating system can perform basic tasks such as, for example, controlling and allocating memory, prioritizing the processing of instructions, controlling input and output devices, facilitating networking, and managing files.
  • Examples of common operating systems can include Microsoft® Windows, Mac® operating system (OS), UNIX® OS, and Linux® OS.
  • processor and/or “processing module” means any type of computational circuit, such as but not limited to a microprocessor, a microcontroller, a controller, a complex instruction set computing (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a graphics processor, a digital signal processor, or any other type of processor or processing circuit capable of performing the desired functions.
  • CISC complex instruction set computing
  • RISC reduced instruction set computing
  • VLIW very long instruction word
  • various I/O devices such as disk controller 4204, graphics adapter 4224, video controller 4202, keyboard adapter 4226, mouse adapter 4206, network adapter 4220, and other I/O devices 4222 can be coupled to system bus 4214.
  • Keyboard adapter 4226 and mouse adapter 4206 are coupled to keyboard 4104 (FIGs. 41-42) and mouse 41 10 (FIGs. 41-42), respectively, of computer system 4100 (FIG. 41).
  • graphics adapter 4224 and video controller 4202 are indicated as distinct units in FIG. 42, video controller 4202 can be integrated into graphics adapter 4224, or vice versa in other embodiments.
  • Video controller 4202 is suitable for refreshing monitor 4106 (FIGs.
  • Disk controller 4204 can control hard drive 41 14 (FIGs. 41-42), USB 41 12 (FIGs. 41-42), and CD-ROM drive 41 36 (FIGs. 41-42). In other embodiments, distinct units can be used to control each of these devices separately.
  • network adapter 4220 can be part of a WNIC (wireless network interface control ler) card (not shown) plugged or coupled to an expansion port (not shown) in computer system 4100.
  • the WNIC card can be a wireless network card built into computer system 4100.
  • a wireless network adapter can be built into computer system 4100 by having wireless Ethernet capabilities integrated into the motherboard chipset (not shown), or implemented via a dedicated wireless Ethernet chip (not shown), connected through the PCI (peripheral component interconnector) or a PCI express bus.
  • network adapter 4220 can be a wired network adapter.
  • FIG. 41 Although many other components of computer system 4100 (FIG. 41 ) are not shown, such components and their interconnection are well known to those of ordinary skill in the art. Accordingly, further details concerning the construction and composition of computer system 4100 and the circuit boards inside chassis 4102 (FIG. 41) are not discussed herein.
  • a frame grabber board can be coupled to system bus 4214, so that, for example, computer system 4100 comprises the frame grabber board.
  • Computer system 4100 can receive image data provided from the multiple data lines of imaging system 3300 (FIG. 33) and can manipulate the image data, such as, for example, removing bad image data provided by malfunctioning data lines, improving contrast, removing electronically generated noise, electronically combining image data from multiple of imaging systems 3300 (FIG. 33) to form a composite digital image.
  • the frame grabber boards of each computer system can be networked together to operate cooperatively.
  • computer system 4100 is illustrated as a desktop computer in FIG. 41, there can be examples where computer system 4100 may take a different form factor (e.g., a mobile electronic device, a laptop computer) while still having functional elements similar to those described for computer system 4100.
  • computer system 4100 may comprise a single computer, a single server, or a cluster or collection of computers or servers, or a cloud of computers or servers.
  • a cluster or collection of servers can be used when the demand on computer system 4100 exceeds the reasonable capability of a single server or computer.
  • FIGs. 1 -42 may be comprised of many different procedures, processes, and activities and be performed by many different modules, in many different orders, that any element of FIGs. 1 -42 may be modified, and that the foregoing discussion of certain of these embodiments does not necessarily represent a complete description of all possible embodiments.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Thin Film Transistor (AREA)

Abstract

Des modes de réalisation de l'invention concernent un dispositif semi-conducteur à couche active double. L'invention concerne aussi d'autres modes de réalisation de dispositifs et de procédés associés.
PCT/US2013/058284 2008-12-02 2013-09-05 Dispositif semi-conducteur à couche active double et son procédé de fabrication WO2014039693A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US14/642,563 US9991311B2 (en) 2008-12-02 2015-03-09 Dual active layer semiconductor device and method of manufacturing the same
US14/642,550 US9601530B2 (en) 2008-12-02 2015-03-09 Dual active layer semiconductor device and method of manufacturing the same
US15/997,558 US20180286912A1 (en) 2008-12-02 2018-06-04 Dual active layer semiconductor device and method of manufacturing the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201261698489P 2012-09-07 2012-09-07
US201261698486P 2012-09-07 2012-09-07
US61/698,486 2012-09-07
US61/698,489 2012-09-07

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US13/298,451 Continuation-In-Part US8999778B2 (en) 2008-12-02 2011-11-17 Method of providing a flexible semiconductor device at high temperatures and flexible semiconductor device thereof
PCT/US2012/032388 Continuation-In-Part WO2012138903A2 (fr) 2008-12-02 2012-04-05 Couches actives doubles pour dispositifs à semi-conducteur et ses procédés de fabrication

Related Child Applications (2)

Application Number Title Priority Date Filing Date
PCT/US2013/058293 Continuation WO2014039698A1 (fr) 2008-12-02 2013-09-05 Dispositif semi-conducteur à couche active double et son procédé de fabrication
PCT/US2013/058293 Continuation-In-Part WO2014039698A1 (fr) 2008-12-02 2013-09-05 Dispositif semi-conducteur à couche active double et son procédé de fabrication

Publications (1)

Publication Number Publication Date
WO2014039693A1 true WO2014039693A1 (fr) 2014-03-13

Family

ID=50237602

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/US2013/058293 WO2014039698A1 (fr) 2008-12-02 2013-09-05 Dispositif semi-conducteur à couche active double et son procédé de fabrication
PCT/US2013/058284 WO2014039693A1 (fr) 2008-12-02 2013-09-05 Dispositif semi-conducteur à couche active double et son procédé de fabrication

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/US2013/058293 WO2014039698A1 (fr) 2008-12-02 2013-09-05 Dispositif semi-conducteur à couche active double et son procédé de fabrication

Country Status (1)

Country Link
WO (2) WO2014039698A1 (fr)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9768107B2 (en) 2014-01-23 2017-09-19 Arizona Board Of Regents, A Body Corporate Of The State Of Arizona, Acting For And On Behalf Of Arizona State University Method of providing a flexible semiconductor device and flexible semiconductor device thereof
US9953951B2 (en) 2014-05-13 2018-04-24 Arizona Board Of Regents On Behalf Of Arizona State University Method of providing a flexible semiconductor device and flexible semiconductor device thereof
US9991311B2 (en) 2008-12-02 2018-06-05 Arizona Board Of Regents On Behalf Of Arizona State University Dual active layer semiconductor device and method of manufacturing the same
US10170407B2 (en) 2014-12-22 2019-01-01 Arizona Board Of Regents On Behalf Of Arizona State University Electronic device and methods of providing and using electronic device
US10381224B2 (en) 2014-01-23 2019-08-13 Arizona Board Of Regents On Behalf Of Arizona State University Method of providing an electronic device and electronic device thereof
US10410903B2 (en) 2014-01-23 2019-09-10 Arizona Board Of Regents On Behalf Of Arizona State University Method of providing an electronic device and electronic device thereof
US10446582B2 (en) 2014-12-22 2019-10-15 Arizona Board Of Regents On Behalf Of Arizona State University Method of providing an imaging system and imaging system thereof
US10983226B2 (en) 2016-06-16 2021-04-20 Arizona Board Of Regents On Behalf Of Arizona State University Electronic devices and related methods

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113078288B (zh) * 2021-03-29 2022-06-24 宁德新能源科技有限公司 电化学装置和电子装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090296754A1 (en) * 2006-06-16 2009-12-03 Vi Systems Gmbh Optoelectric Device for High-Speed Data Transfer with Electrooptically Tunable Stopband Edge of a Bragg-Reflector
US20100155694A1 (en) * 2004-12-09 2010-06-24 3M Innovative Properties Company Adapting short-wavelength led's for polychromatic, broadband, or "white" emission
US20120061672A1 (en) * 2008-12-02 2012-03-15 Arizona State University Method of providing a flexible semiconductor device at high temperatures and flexible semiconductor device thereof
US20120146713A1 (en) * 2010-12-10 2012-06-14 Samsung Electronics Co., Ltd. Transistors And Electronic Devices Including The Same
US20120168836A1 (en) * 2010-12-29 2012-07-05 Samsung Mobile Display Co., Ltd. Multilayered photodiode and method of manufacturing the same

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101003693B1 (ko) * 2008-10-20 2010-12-23 부산대학교 산학협력단 유연한 엑스선 영상센서

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100155694A1 (en) * 2004-12-09 2010-06-24 3M Innovative Properties Company Adapting short-wavelength led's for polychromatic, broadband, or "white" emission
US20090296754A1 (en) * 2006-06-16 2009-12-03 Vi Systems Gmbh Optoelectric Device for High-Speed Data Transfer with Electrooptically Tunable Stopband Edge of a Bragg-Reflector
US20120061672A1 (en) * 2008-12-02 2012-03-15 Arizona State University Method of providing a flexible semiconductor device at high temperatures and flexible semiconductor device thereof
US20120146713A1 (en) * 2010-12-10 2012-06-14 Samsung Electronics Co., Ltd. Transistors And Electronic Devices Including The Same
US20120168836A1 (en) * 2010-12-29 2012-07-05 Samsung Mobile Display Co., Ltd. Multilayered photodiode and method of manufacturing the same

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9991311B2 (en) 2008-12-02 2018-06-05 Arizona Board Of Regents On Behalf Of Arizona State University Dual active layer semiconductor device and method of manufacturing the same
US9768107B2 (en) 2014-01-23 2017-09-19 Arizona Board Of Regents, A Body Corporate Of The State Of Arizona, Acting For And On Behalf Of Arizona State University Method of providing a flexible semiconductor device and flexible semiconductor device thereof
US10381224B2 (en) 2014-01-23 2019-08-13 Arizona Board Of Regents On Behalf Of Arizona State University Method of providing an electronic device and electronic device thereof
US10410903B2 (en) 2014-01-23 2019-09-10 Arizona Board Of Regents On Behalf Of Arizona State University Method of providing an electronic device and electronic device thereof
US9953951B2 (en) 2014-05-13 2018-04-24 Arizona Board Of Regents On Behalf Of Arizona State University Method of providing a flexible semiconductor device and flexible semiconductor device thereof
US10170407B2 (en) 2014-12-22 2019-01-01 Arizona Board Of Regents On Behalf Of Arizona State University Electronic device and methods of providing and using electronic device
US10446582B2 (en) 2014-12-22 2019-10-15 Arizona Board Of Regents On Behalf Of Arizona State University Method of providing an imaging system and imaging system thereof
US10983226B2 (en) 2016-06-16 2021-04-20 Arizona Board Of Regents On Behalf Of Arizona State University Electronic devices and related methods
US11385361B2 (en) 2016-06-16 2022-07-12 Arizona Board Of Regents On Behalf Of Arizona State University Electronic devices and related methods

Also Published As

Publication number Publication date
WO2014039698A1 (fr) 2014-03-13

Similar Documents

Publication Publication Date Title
US9601530B2 (en) Dual active layer semiconductor device and method of manufacturing the same
US20180286912A1 (en) Dual active layer semiconductor device and method of manufacturing the same
WO2014039693A1 (fr) Dispositif semi-conducteur à couche active double et son procédé de fabrication
US9076822B2 (en) Method of manufacturing electronic devices on both sides of a carrier substrate and electronic devices thereof
US8999778B2 (en) Method of providing a flexible semiconductor device at high temperatures and flexible semiconductor device thereof
US9721825B2 (en) Method of providing a flexible semiconductor device and flexible semiconductor device thereof
US20140008651A1 (en) Dual active layers for semiconductor devices and methods of manufacturing the same
WO2012138903A2 (fr) Couches actives doubles pour dispositifs à semi-conducteur et ses procédés de fabrication
JP5716678B2 (ja) 積層体の製造方法および積層体
US8383520B2 (en) Method of etching organosiloxane dielectric material and semiconductor device thereof
WO2015057719A1 (fr) Procédé permettant de fournir un dispositif à semi-conducteur flexible et dispositif à semi-conducteur flexible associé
JP5842821B2 (ja) 積層体、支持板付き表示装置用パネル、表示装置用パネル、および表示装置
JP7303963B2 (ja) 積層体、電子デバイスの製造方法、積層体の製造方法
CN102231359A (zh) 制造软性元件的方法
US20110227203A1 (en) Method of Providing a Semiconductor Device With a Dielectric Layer and Semiconductor Device Thereof
WO2012021196A2 (fr) Procédé de fabrication de dispositifs électroniques et dispositifs électroniques
US11385361B2 (en) Electronic devices and related methods
JPWO2015016113A1 (ja) 電子デバイスの製造方法
JP2015223810A (ja) 樹脂層付き支持基板およびガラス積層体
US11455824B2 (en) Cover plate and manufacturing method thereof, electronic device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13835244

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13835244

Country of ref document: EP

Kind code of ref document: A1