WO2013166815A1 - Substrat de matrice, panneau à cristaux liquides et dispositif d'affichage - Google Patents

Substrat de matrice, panneau à cristaux liquides et dispositif d'affichage Download PDF

Info

Publication number
WO2013166815A1
WO2013166815A1 PCT/CN2012/084579 CN2012084579W WO2013166815A1 WO 2013166815 A1 WO2013166815 A1 WO 2013166815A1 CN 2012084579 W CN2012084579 W CN 2012084579W WO 2013166815 A1 WO2013166815 A1 WO 2013166815A1
Authority
WO
WIPO (PCT)
Prior art keywords
sub
pixel
pixels
column
array substrate
Prior art date
Application number
PCT/CN2012/084579
Other languages
English (en)
Chinese (zh)
Inventor
王宝强
廖燕平
Original Assignee
京东方科技集团股份有限公司
北京京东方显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 北京京东方显示技术有限公司 filed Critical 京东方科技集团股份有限公司
Publication of WO2013166815A1 publication Critical patent/WO2013166815A1/fr

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134345—Subdivided pixels, e.g. for grey scale or redundancy
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/52—RGB geometrical arrangements

Definitions

  • Embodiments of the present invention relate to an array substrate and a liquid crystal panel and display device using the array substrate. Background technique
  • a liquid crystal display panel of a conventional thin film transistor liquid crystal generally includes a thin film transistor (TFT) array substrate, a color filter substrate, and a liquid crystal. The liquid crystal is filled between the TFT array substrate and the color filter substrate.
  • TFT array substrate is an important component of the TFT-LCD.
  • most array substrates include a substrate, a gate line, and a data line.
  • the intersection of the gate line and the data line forms a sub-pixel region, that is, the gate line is disposed in two rows of sub-pixels.
  • the data line is placed between two columns of sub-pixels.
  • An embodiment of the present invention provides an array substrate, including: a substrate on which matrix sub-pixels are arranged; and gate lines and data lines formed on the substrate, wherein the gate lines are arranged in a matrix
  • the sub-pixels extend in the row direction and are disposed in the middle of each row of sub-pixels, and the gate lines divide each sub-pixel into upper sub-pixels and lower sub-pixels, and the data lines are arranged in a matrix of sub-pixel columns a direction extending and disposed between adjacent sub-pixel columns, wherein a first thin film transistor and a second thin film transistor are formed at a intersection of the gate line and the data line, the first thin film transistor and the second A thin film transistor provides driving signals to the upper sub-pixel and the lower sub-pixel, respectively.
  • Another embodiment of the present invention provides a liquid crystal panel including a color filter substrate, a liquid crystal layer, and An array substrate according to any of the embodiments of the present invention.
  • Still another embodiment of the present invention provides a display device including a liquid crystal panel according to any of the embodiments of the present invention.
  • FIG. 1 is a schematic structural diagram of a sub-pixel according to an embodiment of the present invention.
  • FIG. 2 is a schematic diagram of driving of an array substrate according to an embodiment of the present invention.
  • FIG. 3 is a schematic diagram showing three primary colors of an array substrate according to an embodiment of the present invention.
  • FIG. 4 is a schematic diagram of a color filter matched with an array substrate in an embodiment of the present invention. detailed description
  • Embodiments of the present invention provide an array substrate, a liquid crystal panel, and a display device, which can improve display accuracy of a liquid crystal display.
  • FIG. 1 is a detailed structure of one sub-pixel in the array substrate.
  • the sub-pixel has an aspect ratio of 1:3.
  • the array substrate of the present embodiment includes a substrate and gate lines 1 and data lines 2 formed on the substrate.
  • sub-pixels arranged in a matrix are formed on a substrate.
  • the array substrate of the embodiment does not have the gate line disposed between two rows of sub-pixels, but the gate line 1 is disposed in the middle of each row of sub-pixels, and the gate line 1 will be each sub-pixel. It is divided into an upper sub-pixel 3 and a lower sub-pixel 4.
  • the gate lines 1 extend in the row direction of the sub-pixels, and the data lines extend in the column direction of the sub-pixels.
  • the aspect ratio of the upper sub-pixel 3 and the lower sub-pixel 4 are both 2:3, and of course other aspect ratios, the protection of the present invention The scope of protection is not limited to this.
  • a first TFT 5 and a second TFT 6 are formed at the intersection of the gate line 1 and the data line 2, and the first TFT 5 and the second TFT 6 are respectively used to provide driving signals to the upper sub-pixel 3 and the lower sub-pixel 4. That is, the first TFT 5 is connected to the upper sub-pixel 3, and the second TFT 6 is connected to the lower sub-pixel 4.
  • the Nth column data line 2 is respectively connected to the upper sub-pixel of the Nth column sub-pixel and the lower sub-pixel of the N+1 column sub-pixel, and provides a data signal, where N is positive Integer. That is, the lower sub-pixel 4 of the sub-pixel shown in FIG. 1 and the upper sub-pixel of the sub-pixel on the left side thereof are simultaneously connected to the data line 2 on the left side through the TFT, and the sub-pixel 3 on the lower side and the sub-pixel on the right side. The pixels are simultaneously connected to the data line on the right side through the TFT, and the same data signal is displayed through the data line.
  • an upper pixel electrode and a lower pixel electrode are respectively disposed in the upper sub-pixel and the lower sub-pixel of each sub-pixel.
  • the upper pixel electrode of the Nth column sub-pixel is connected to the drain of the first thin film transistor whose source is connected to the Nth column data line
  • the lower pixel electrode of the N+1th column sub-pixel is connected to the source and the Nth column
  • the drain of the second thin film transistor to which the data line is connected where N is a positive integer.
  • the driving signals are respectively supplied to the upper sub-pixel 3 and the lower sub-pixel 4 by using the first TFT 5 and the second TFT 6 to mean that the gate of the TFT is connected to the corresponding gate line, and the source thereof is connected to the corresponding data line.
  • the drain is connected to the corresponding upper or lower pixel electrode; when the switching signal applied by the TFT through the corresponding gate line is turned on, the driving signal of the corresponding data line can be transmitted to the corresponding upper or lower pixel electrode through the TFT.
  • the gate of the first thin film transistor connected to the upper pixel electrode of each sub-pixel and the gate of the second thin film transistor connected to the lower pixel electrode of the sub-pixel are both connected to the gate line disposed in the middle of the corresponding sub-pixel row connection.
  • the first TFT 5 and the second TFT 6 may be disposed on both sides of the corresponding data line.
  • the upper sub-pixel and the lower sub-pixel of each sub-pixel can display different data signals, thereby improving the display precision of the liquid crystal display and making the displayed picture more delicate.
  • the gate line 1 is connected to the gate driver, and the data line 2 is connected to the source driver.
  • the gate driver provides a driving signal for the first row of sub-pixels
  • the source driver provides a positive data signal for the Nth column of data lines.
  • the Nth column data line and the N sub-pixel of the Nth column sub-pixel and the N+1 column sub-pixel sub-pixel The primes are connected so that the upper and lower subpixels of the first row of subpixels are opposite in polarity of the data signal.
  • the lower sub-pixel displays a negative data signal.
  • each set of three primary color sub-pixels that is, a red sub-pixel, a green sub-pixel, and a blue sub-pixel, together perform one pixel display.
  • the upper sub-pixel and the lower sub-pixel in the same sub-pixel respectively display data signals of different colors.
  • the color display of the lower sub-pixel is sequentially shifted from the upper sub-pixel.
  • the color area portion of the color filter substrate is also changed accordingly.
  • the color film substrate corresponds to the upper sub-pixel region of the Nth column sub-pixel, and the color is applied to the region corresponding to the lower sub-pixel region corresponding to the N+1th column sub-pixel.
  • the array substrate of the embodiment further includes a common electrode line disposed between the upper sub-pixel 3 and the lower sub-pixel 4, parallel to the gate line 1, to prevent light leakage of the backlight.
  • the heights of the upper sub-pixel 3 and the lower sub-pixel 4 in the column direction are the same.
  • the lower sub-pixel of the first column of sub-pixels and the upper sub-pixel of the last column of sub-pixels have no data lines to supply data signals, so the lower sub-pixel and the last column of sub-pixels of the first column of sub-pixels are
  • the upper sub-pixel is designed as a dummy pixel 7 to ensure the integrity of the array substrate.
  • the virtual pixels here mean that these pixels are not used for actual image display, and for example, drive signals may not be applied to these pixels.
  • each sub-pixel is divided into an upper sub-pixel and a lower sub-pixel by using a gate line, and a first TFT and a second TFT are formed at intersections of the gate line and the data line, respectively for being used for
  • the sub-pixel and the lower sub-pixel provide driving signals, so that the upper sub-pixel and the lower sub-pixel can display different signal information under the control of the data line, and the color film substrate matched with the array substrate cooperates, thereby improving the display of the liquid crystal display. Accuracy makes the display of the picture more delicate.
  • the embodiment further provides a liquid crystal panel including a color filter substrate, a liquid crystal layer, and the above array substrate.
  • the color film substrate corresponds to the upper sub-pixel region of the Nth column sub-pixel, and the color corresponding to the region corresponding to the lower sub-pixel of the N+1 column sub-pixel is the same (ie, has the same color Color filter) to match the data display of the sub-pixels of the array substrate.
  • the color filter in the color filter substrate according to an embodiment of the present invention may have any other suitable color.
  • the embodiment further provides a display device comprising any of the above liquid crystal panels, and the display device may be a product or component having any display function such as a liquid crystal display, a liquid crystal television, a digital photo frame, a mobile phone, a tablet computer or the like.
  • An array substrate comprising:
  • the gate lines extend along a row direction of the matrix-arranged sub-pixels and are disposed between each row of sub-pixels, and the gate lines divide each sub-pixel into an upper sub-pixel and a lower sub-pixel, the data line Extending along a column direction of the matrix-arranged sub-pixels, and disposed between adjacent sub-pixel columns, wherein a first thin film transistor and a second thin film transistor are formed at intersections of the gate lines and the data lines, The first thin film transistor and the second thin film transistor respectively supply driving signals to the upper sub-pixel and the lower sub-pixel.
  • the upper pixel electrode of the sub-pixel is connected to the drain of the first thin film transistor whose source is connected to the data line of the Nth column
  • the lower pixel electrode of the N+1th column sub-pixel is connected to the source connected to the data line of the Nth column.
  • a liquid crystal panel comprising a color filter substrate, a liquid crystal layer, and the array substrate according to any one of (1) to (8).
  • a display device comprising the liquid crystal panel according to any one of (9) to (11).

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Liquid Crystal (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

L'invention a trait à un substrat de matrice, à un panneau à cristaux liquides et à un dispositif d'affichage. Le substrat de matrice comprend : un substrat comportant des sous-pixels disposés en matrice ; et une ligne de grille (1) ainsi qu'une ligne de données (2) formées sur le substrat. La ligne de grille (1) s'étend dans une direction de rangée des sous-pixels disposés en matrice et se situe au milieu de chaque rangée de sous-pixels, et la ligne de grille (1) divise chaque sous-pixel en un sous-pixel supérieur (3) et un sous-pixel inférieur (4). La ligne de données (2) s'étend dans une direction de colonne des sous-pixels disposés en matrice et se situe entre des colonnes de sous-pixels adjacentes. Un premier transistor en couches minces (5) et un second transistor en couches minces (6) sont présents à l'intersection de la ligne de grille (1) et de la ligne de données (2). Ainsi, le sous-pixel supérieur (3) et le sous-pixel inférieur (4) de chaque sous-pixel peuvent afficher des signaux de données différents, de façon à accroître la précision d'affichage d'un afficheur à cristaux liquides et à rendre l'image affichée plus détaillée.
PCT/CN2012/084579 2012-05-11 2012-11-14 Substrat de matrice, panneau à cristaux liquides et dispositif d'affichage WO2013166815A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210146690.2A CN102662286B (zh) 2012-05-11 2012-05-11 阵列基板、液晶面板以及显示装置
CN201210146690.2 2012-05-11

Publications (1)

Publication Number Publication Date
WO2013166815A1 true WO2013166815A1 (fr) 2013-11-14

Family

ID=46771801

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/084579 WO2013166815A1 (fr) 2012-05-11 2012-11-14 Substrat de matrice, panneau à cristaux liquides et dispositif d'affichage

Country Status (2)

Country Link
CN (1) CN102662286B (fr)
WO (1) WO2013166815A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017121078A1 (fr) 2016-01-14 2017-07-20 Boe Technology Group Co., Ltd. Substrat de réseau, panneau d'affichage et appareil d'affichage

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102662286B (zh) * 2012-05-11 2015-04-08 京东方科技集团股份有限公司 阵列基板、液晶面板以及显示装置
CN102879965A (zh) * 2012-10-12 2013-01-16 京东方科技集团股份有限公司 一种液晶显示面板及液晶显示装置
CN108628045B (zh) * 2017-03-21 2022-01-25 京东方科技集团股份有限公司 阵列基板、显示面板和显示装置
CN113632050B (zh) * 2020-01-21 2024-06-18 京东方科技集团股份有限公司 阵列基板和显示面板

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1979318A (zh) * 2005-12-06 2007-06-13 三星电子株式会社 液晶显示器
CN101109875A (zh) * 2006-07-21 2008-01-23 北京京东方光电科技有限公司 一种tft lcd像素电极结构及驱动电路
CN101187740A (zh) * 2006-11-17 2008-05-28 群康科技(深圳)有限公司 液晶显示器及其驱动方法
CN101216651A (zh) * 2008-01-16 2008-07-09 京东方科技集团股份有限公司 液晶显示装置
CN101398581A (zh) * 2007-09-28 2009-04-01 群康科技(深圳)有限公司 液晶显示面板及其所采用的基板的制造方法
US20100141884A1 (en) * 2008-12-08 2010-06-10 Jae Kwang Lee Liquid crystal display device of in-plane switching mode
CN101923259A (zh) * 2009-06-11 2010-12-22 华映视讯（吴江）有限公司 像素阵列结构
CN102662286A (zh) * 2012-05-11 2012-09-12 京东方科技集团股份有限公司 阵列基板、液晶面板以及显示装置

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1979318A (zh) * 2005-12-06 2007-06-13 三星电子株式会社 液晶显示器
CN101109875A (zh) * 2006-07-21 2008-01-23 北京京东方光电科技有限公司 一种tft lcd像素电极结构及驱动电路
CN101187740A (zh) * 2006-11-17 2008-05-28 群康科技(深圳)有限公司 液晶显示器及其驱动方法
CN101398581A (zh) * 2007-09-28 2009-04-01 群康科技(深圳)有限公司 液晶显示面板及其所采用的基板的制造方法
CN101216651A (zh) * 2008-01-16 2008-07-09 京东方科技集团股份有限公司 液晶显示装置
US20100141884A1 (en) * 2008-12-08 2010-06-10 Jae Kwang Lee Liquid crystal display device of in-plane switching mode
CN101923259A (zh) * 2009-06-11 2010-12-22 华映视讯（吴江）有限公司 像素阵列结构
CN102662286A (zh) * 2012-05-11 2012-09-12 京东方科技集团股份有限公司 阵列基板、液晶面板以及显示装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017121078A1 (fr) 2016-01-14 2017-07-20 Boe Technology Group Co., Ltd. Substrat de réseau, panneau d'affichage et appareil d'affichage
EP3403139A4 (fr) * 2016-01-14 2019-07-31 BOE Technology Group Co., Ltd. Substrat de réseau, panneau d'affichage et appareil d'affichage

Also Published As

Publication number Publication date
CN102662286B (zh) 2015-04-08
CN102662286A (zh) 2012-09-12

Similar Documents

Publication Publication Date Title
KR102279353B1 (ko) 표시패널
WO2019095764A1 (fr) Substrat de réseau, panneau d'affichage et dispositif d'affichage
US20200211486A1 (en) Array substrate, display panel, display device, and driving methods thereof
WO2016201724A1 (fr) Structure de pixel et panneau d'affichage à cristaux liquides
US20140218347A1 (en) Liquid crystal display and driving method thereof
KR100893488B1 (ko) 액정표시장치
JPWO2007088656A1 (ja) 表示装置
JP2007193334A (ja) 液晶表示パネル及びその製造方法
JPWO2012002072A1 (ja) 表示パネル及び表示装置
KR101920134B1 (ko) 어레이 기판, 그 구동 방법 및 디스플레이 디바이스
CN103165088B (zh) 液晶显示设备及其驱动方法
US20190043892A1 (en) Display device
CN107561755A (zh) 液晶显示面板和液晶显示装置
US9472143B2 (en) Pixel structure and driving method thereof, display panel and display device
US20200258460A1 (en) Pixel arrangement structure, driving method thereof, display panel and display apparatus
CN107490904A (zh) 液晶显示面板和液晶显示装置
CN107589573A (zh) 液晶显示面板和液晶显示装置
WO2013166815A1 (fr) Substrat de matrice, panneau à cristaux liquides et dispositif d'affichage
US11150706B2 (en) Circuit substrate and display panel
US20210408060A1 (en) Array substrate, display apparatus and drive method therefor
TW201447859A (zh) 主動陣列基板與其驅動方法以及應用其之液晶顯示面板
WO2019192082A1 (fr) Dispositif d'affichage à cristaux liquides
US9275932B2 (en) Active matrix substrate, and display device
TWI432861B (zh) 液晶顯示面板
US10290274B2 (en) Array substrate

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12876166

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 03.03.2015)

122 Ep: pct application non-entry in european phase

Ref document number: 12876166

Country of ref document: EP

Kind code of ref document: A1