WO2013166815A1 - Array substrate, liquid crystal panel, and display device - Google Patents
Array substrate, liquid crystal panel, and display device Download PDFInfo
- Publication number
- WO2013166815A1 WO2013166815A1 PCT/CN2012/084579 CN2012084579W WO2013166815A1 WO 2013166815 A1 WO2013166815 A1 WO 2013166815A1 CN 2012084579 W CN2012084579 W CN 2012084579W WO 2013166815 A1 WO2013166815 A1 WO 2013166815A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- sub
- pixel
- pixels
- column
- array substrate
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 82
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 35
- 239000010409 thin film Substances 0.000 claims abstract description 37
- 239000011159 matrix material Substances 0.000 claims abstract description 11
- 239000003086 colorant Substances 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 4
- 239000010408 film Substances 0.000 description 4
- 238000000034 method Methods 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134345—Subdivided pixels, e.g. for grey scale or redundancy
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/52—RGB geometrical arrangements
Definitions
- Embodiments of the present invention relate to an array substrate and a liquid crystal panel and display device using the array substrate. Background technique
- a liquid crystal display panel of a conventional thin film transistor liquid crystal generally includes a thin film transistor (TFT) array substrate, a color filter substrate, and a liquid crystal. The liquid crystal is filled between the TFT array substrate and the color filter substrate.
- TFT array substrate is an important component of the TFT-LCD.
- most array substrates include a substrate, a gate line, and a data line.
- the intersection of the gate line and the data line forms a sub-pixel region, that is, the gate line is disposed in two rows of sub-pixels.
- the data line is placed between two columns of sub-pixels.
- An embodiment of the present invention provides an array substrate, including: a substrate on which matrix sub-pixels are arranged; and gate lines and data lines formed on the substrate, wherein the gate lines are arranged in a matrix
- the sub-pixels extend in the row direction and are disposed in the middle of each row of sub-pixels, and the gate lines divide each sub-pixel into upper sub-pixels and lower sub-pixels, and the data lines are arranged in a matrix of sub-pixel columns a direction extending and disposed between adjacent sub-pixel columns, wherein a first thin film transistor and a second thin film transistor are formed at a intersection of the gate line and the data line, the first thin film transistor and the second A thin film transistor provides driving signals to the upper sub-pixel and the lower sub-pixel, respectively.
- Another embodiment of the present invention provides a liquid crystal panel including a color filter substrate, a liquid crystal layer, and An array substrate according to any of the embodiments of the present invention.
- Still another embodiment of the present invention provides a display device including a liquid crystal panel according to any of the embodiments of the present invention.
- FIG. 1 is a schematic structural diagram of a sub-pixel according to an embodiment of the present invention.
- FIG. 2 is a schematic diagram of driving of an array substrate according to an embodiment of the present invention.
- FIG. 3 is a schematic diagram showing three primary colors of an array substrate according to an embodiment of the present invention.
- FIG. 4 is a schematic diagram of a color filter matched with an array substrate in an embodiment of the present invention. detailed description
- Embodiments of the present invention provide an array substrate, a liquid crystal panel, and a display device, which can improve display accuracy of a liquid crystal display.
- FIG. 1 is a detailed structure of one sub-pixel in the array substrate.
- the sub-pixel has an aspect ratio of 1:3.
- the array substrate of the present embodiment includes a substrate and gate lines 1 and data lines 2 formed on the substrate.
- sub-pixels arranged in a matrix are formed on a substrate.
- the array substrate of the embodiment does not have the gate line disposed between two rows of sub-pixels, but the gate line 1 is disposed in the middle of each row of sub-pixels, and the gate line 1 will be each sub-pixel. It is divided into an upper sub-pixel 3 and a lower sub-pixel 4.
- the gate lines 1 extend in the row direction of the sub-pixels, and the data lines extend in the column direction of the sub-pixels.
- the aspect ratio of the upper sub-pixel 3 and the lower sub-pixel 4 are both 2:3, and of course other aspect ratios, the protection of the present invention The scope of protection is not limited to this.
- a first TFT 5 and a second TFT 6 are formed at the intersection of the gate line 1 and the data line 2, and the first TFT 5 and the second TFT 6 are respectively used to provide driving signals to the upper sub-pixel 3 and the lower sub-pixel 4. That is, the first TFT 5 is connected to the upper sub-pixel 3, and the second TFT 6 is connected to the lower sub-pixel 4.
- the Nth column data line 2 is respectively connected to the upper sub-pixel of the Nth column sub-pixel and the lower sub-pixel of the N+1 column sub-pixel, and provides a data signal, where N is positive Integer. That is, the lower sub-pixel 4 of the sub-pixel shown in FIG. 1 and the upper sub-pixel of the sub-pixel on the left side thereof are simultaneously connected to the data line 2 on the left side through the TFT, and the sub-pixel 3 on the lower side and the sub-pixel on the right side. The pixels are simultaneously connected to the data line on the right side through the TFT, and the same data signal is displayed through the data line.
- an upper pixel electrode and a lower pixel electrode are respectively disposed in the upper sub-pixel and the lower sub-pixel of each sub-pixel.
- the upper pixel electrode of the Nth column sub-pixel is connected to the drain of the first thin film transistor whose source is connected to the Nth column data line
- the lower pixel electrode of the N+1th column sub-pixel is connected to the source and the Nth column
- the drain of the second thin film transistor to which the data line is connected where N is a positive integer.
- the driving signals are respectively supplied to the upper sub-pixel 3 and the lower sub-pixel 4 by using the first TFT 5 and the second TFT 6 to mean that the gate of the TFT is connected to the corresponding gate line, and the source thereof is connected to the corresponding data line.
- the drain is connected to the corresponding upper or lower pixel electrode; when the switching signal applied by the TFT through the corresponding gate line is turned on, the driving signal of the corresponding data line can be transmitted to the corresponding upper or lower pixel electrode through the TFT.
- the gate of the first thin film transistor connected to the upper pixel electrode of each sub-pixel and the gate of the second thin film transistor connected to the lower pixel electrode of the sub-pixel are both connected to the gate line disposed in the middle of the corresponding sub-pixel row connection.
- the first TFT 5 and the second TFT 6 may be disposed on both sides of the corresponding data line.
- the upper sub-pixel and the lower sub-pixel of each sub-pixel can display different data signals, thereby improving the display precision of the liquid crystal display and making the displayed picture more delicate.
- the gate line 1 is connected to the gate driver, and the data line 2 is connected to the source driver.
- the gate driver provides a driving signal for the first row of sub-pixels
- the source driver provides a positive data signal for the Nth column of data lines.
- the Nth column data line and the N sub-pixel of the Nth column sub-pixel and the N+1 column sub-pixel sub-pixel The primes are connected so that the upper and lower subpixels of the first row of subpixels are opposite in polarity of the data signal.
- the lower sub-pixel displays a negative data signal.
- each set of three primary color sub-pixels that is, a red sub-pixel, a green sub-pixel, and a blue sub-pixel, together perform one pixel display.
- the upper sub-pixel and the lower sub-pixel in the same sub-pixel respectively display data signals of different colors.
- the color display of the lower sub-pixel is sequentially shifted from the upper sub-pixel.
- the color area portion of the color filter substrate is also changed accordingly.
- the color film substrate corresponds to the upper sub-pixel region of the Nth column sub-pixel, and the color is applied to the region corresponding to the lower sub-pixel region corresponding to the N+1th column sub-pixel.
- the array substrate of the embodiment further includes a common electrode line disposed between the upper sub-pixel 3 and the lower sub-pixel 4, parallel to the gate line 1, to prevent light leakage of the backlight.
- the heights of the upper sub-pixel 3 and the lower sub-pixel 4 in the column direction are the same.
- the lower sub-pixel of the first column of sub-pixels and the upper sub-pixel of the last column of sub-pixels have no data lines to supply data signals, so the lower sub-pixel and the last column of sub-pixels of the first column of sub-pixels are
- the upper sub-pixel is designed as a dummy pixel 7 to ensure the integrity of the array substrate.
- the virtual pixels here mean that these pixels are not used for actual image display, and for example, drive signals may not be applied to these pixels.
- each sub-pixel is divided into an upper sub-pixel and a lower sub-pixel by using a gate line, and a first TFT and a second TFT are formed at intersections of the gate line and the data line, respectively for being used for
- the sub-pixel and the lower sub-pixel provide driving signals, so that the upper sub-pixel and the lower sub-pixel can display different signal information under the control of the data line, and the color film substrate matched with the array substrate cooperates, thereby improving the display of the liquid crystal display. Accuracy makes the display of the picture more delicate.
- the embodiment further provides a liquid crystal panel including a color filter substrate, a liquid crystal layer, and the above array substrate.
- the color film substrate corresponds to the upper sub-pixel region of the Nth column sub-pixel, and the color corresponding to the region corresponding to the lower sub-pixel of the N+1 column sub-pixel is the same (ie, has the same color Color filter) to match the data display of the sub-pixels of the array substrate.
- the color filter in the color filter substrate according to an embodiment of the present invention may have any other suitable color.
- the embodiment further provides a display device comprising any of the above liquid crystal panels, and the display device may be a product or component having any display function such as a liquid crystal display, a liquid crystal television, a digital photo frame, a mobile phone, a tablet computer or the like.
- An array substrate comprising:
- the gate lines extend along a row direction of the matrix-arranged sub-pixels and are disposed between each row of sub-pixels, and the gate lines divide each sub-pixel into an upper sub-pixel and a lower sub-pixel, the data line Extending along a column direction of the matrix-arranged sub-pixels, and disposed between adjacent sub-pixel columns, wherein a first thin film transistor and a second thin film transistor are formed at intersections of the gate lines and the data lines, The first thin film transistor and the second thin film transistor respectively supply driving signals to the upper sub-pixel and the lower sub-pixel.
- the upper pixel electrode of the sub-pixel is connected to the drain of the first thin film transistor whose source is connected to the data line of the Nth column
- the lower pixel electrode of the N+1th column sub-pixel is connected to the source connected to the data line of the Nth column.
- a liquid crystal panel comprising a color filter substrate, a liquid crystal layer, and the array substrate according to any one of (1) to (8).
- a display device comprising the liquid crystal panel according to any one of (9) to (11).
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Liquid Crystal (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
Provided are an array substrate, a liquid crystal panel, and a display device. The array substrate comprises: a substrate, provided with sub pixels in matrix arrangement; and a gate line (1) and a data line (2) that are formed on the substrate. The gate line (1) extends along a row direction of the sub pixels in matrix arrangement, and is disposed in the middle of each row of sub pixels, and the gate line (1) divides each sub pixel into an upper sub pixel (3) and a lower sub pixel (4). The data line (2) extends along a column direction of the sub pixels in matrix arrangement, and is disposed between adjacent columns of sub pixels. A first thin film transistor (5) and a second thin film transistor (6) are formed at an intersection of the gate line (1) and the data line (2). In the above manner, the upper sub pixel (3) and the lower sub pixel (4) of each sub pixel can display different data signals, so as to improve the display precision of a liquid crystal display and enable a displayed image to be more delicate.
Description
阵列基板、 液晶面板以及显示装置 技术领域 Array substrate, liquid crystal panel, and display device
本发明的实施例涉及一种阵列基板及釆用该阵列基板的液晶面板和显示 装置。 背景技术 Embodiments of the present invention relate to an array substrate and a liquid crystal panel and display device using the array substrate. Background technique
液晶显示器是目前常用的平板显示器,其中薄膜晶体管液晶显示器 (Thin Film Transistor Liquid Crystal Display, 简称 TFT-LCD)具有轻、 薄、 小等特 点, 加上其具有功耗低、 无辐射和制造成本相对较低的优点, 目前在平板显 示领域占主导地位。 TFT-LCD非常适合应用在台式计算机、 掌上型计算机、 个人数字助理 (PDA)、 便携式电话、 电视和多种办公自动化和视听设备中。 现有的薄膜晶体管液晶器的液晶显示面板通常包括薄膜晶体管 (Thin Flim Transistor,简称 TFT )阵列基板、彩色滤光片基板以及液晶。液晶填充于 TFT 阵列基板和彩色滤光片基板之间。 TFT阵列基板是 TFT-LCD的重要组成部 分, 目前大多数阵列基板包括基板、 栅线和数据线, 栅线与数据线的交叉区 域形成一个亚像素区域, 即栅线设置于两行亚像素之间, 数据线设置于两列 亚像素之间。 随着人们对显示精度要求的提高, 如何提高液晶显示器的显示 精度成为液晶显示领域研究的重要方向。 发明内容 Liquid crystal display is a commonly used flat panel display, in which Thin Film Transistor Liquid Crystal Display (TFT-LCD) is light, thin and small, and has low power consumption, no radiation and relatively low manufacturing cost. The lower advantage currently dominates the field of flat panel display. TFT-LCDs are ideal for desktop computers, palmtop computers, personal digital assistants (PDAs), cellular phones, televisions, and a variety of office automation and audiovisual devices. A liquid crystal display panel of a conventional thin film transistor liquid crystal generally includes a thin film transistor (TFT) array substrate, a color filter substrate, and a liquid crystal. The liquid crystal is filled between the TFT array substrate and the color filter substrate. The TFT array substrate is an important component of the TFT-LCD. At present, most array substrates include a substrate, a gate line, and a data line. The intersection of the gate line and the data line forms a sub-pixel region, that is, the gate line is disposed in two rows of sub-pixels. The data line is placed between two columns of sub-pixels. With the improvement of display accuracy requirements, how to improve the display accuracy of liquid crystal displays has become an important research direction in the field of liquid crystal display. Summary of the invention
本发明的一个实施例提供一种阵列基板, 包括: 基板, 其上布置有矩阵 式排列的亚像素; 以及形成在所述基板上的栅线和数据线, 其中所述栅线沿 矩阵式排列的亚像素的行方向延伸, 并设置于每行亚像素中间, 且所述栅线 将每个亚像素分隔为上亚像素和下亚像素, 所述数据线沿矩阵式排列的亚像 素的列方向延伸, 并设置在相邻亚像素列之间, 且其中所述栅线和所述数据 线交叉处形成有第一薄膜晶体管和第二薄膜晶体管, 所述第一薄膜晶体管和 所述第二薄膜晶体管分别给所述上亚像素和所述下亚像素提供驱动信号。 An embodiment of the present invention provides an array substrate, including: a substrate on which matrix sub-pixels are arranged; and gate lines and data lines formed on the substrate, wherein the gate lines are arranged in a matrix The sub-pixels extend in the row direction and are disposed in the middle of each row of sub-pixels, and the gate lines divide each sub-pixel into upper sub-pixels and lower sub-pixels, and the data lines are arranged in a matrix of sub-pixel columns a direction extending and disposed between adjacent sub-pixel columns, wherein a first thin film transistor and a second thin film transistor are formed at a intersection of the gate line and the data line, the first thin film transistor and the second A thin film transistor provides driving signals to the upper sub-pixel and the lower sub-pixel, respectively.
本发明的另一个实施例提供一种液晶面板, 包括彩膜基板、 液晶层以及
根据本发明任一实施例的阵列基板。 Another embodiment of the present invention provides a liquid crystal panel including a color filter substrate, a liquid crystal layer, and An array substrate according to any of the embodiments of the present invention.
本发明的再一个实施例提供一种显示装置, 包括根据本发明任一实施例 的液晶面板。 附图说明 Still another embodiment of the present invention provides a display device including a liquid crystal panel according to any of the embodiments of the present invention. DRAWINGS
为了更清楚地说明本发明实施例的技术方案, 下面将对实施例的附图作 简单地介绍,显而易见地,下面描述中的附图仅仅涉及本发明的一些实施例, 而非对本发明的限制。 In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings of the embodiments will be briefly described below. It is obvious that the drawings in the following description relate only to some embodiments of the present invention, and are not intended to limit the present invention. .
图 1为本发明实施例中亚像素的结构示意图; 1 is a schematic structural diagram of a sub-pixel according to an embodiment of the present invention;
图 2为本发明实施例中阵列基板的驱动示意图; 2 is a schematic diagram of driving of an array substrate according to an embodiment of the present invention;
图 3为本发明实施例中阵列基板的三原色显示示意图; 3 is a schematic diagram showing three primary colors of an array substrate according to an embodiment of the present invention;
图 4为本发明实施例中与阵列基板相匹配的彩色滤光片的示意图。 具体实施方式 4 is a schematic diagram of a color filter matched with an array substrate in an embodiment of the present invention. detailed description
为使本发明实施例的目的、 技术方案和优点更加清楚, 下面将结合本发 明实施例的附图,对本发明实施例的技术方案进行清楚、 完整地描述。显然, 所描述的实施例是本发明的一部分实施例, 而不是全部的实施例。 基于所描 述的本发明的实施例, 本领域普通技术人员在无需创造性劳动的前提下所获 得的所有其他实施例, 都属于本发明保护的范围。 The technical solutions of the embodiments of the present invention are clearly and completely described in the following with reference to the accompanying drawings of the embodiments of the present invention. It is apparent that the described embodiments are part of the embodiments of the invention, rather than all of the embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the described embodiments of the present invention without departing from the scope of the invention are within the scope of the invention.
本发明实施例提供一种阵列基板、 液晶面板以及显示装置, 能够提高液 晶显示器的显示精度。 Embodiments of the present invention provide an array substrate, a liquid crystal panel, and a display device, which can improve display accuracy of a liquid crystal display.
下面结合附图对本发明实施例做详细描述。 The embodiments of the present invention are described in detail below with reference to the accompanying drawings.
本实施例提供一种阵列基板,图 1为阵列基板中一个亚像素的详细结构。 为方便理解, 示例性的, 该亚像素的长宽比为 1 : 3。 本实施例的阵列基板包 括基板以及形成在基板上的栅线 1和数据线 2。 例如, 在基板上形成有矩阵 式排列的亚像素。 与现有技术不同的是, 本实施例的阵列基板没有将栅线设 置于两行亚像素之间, 而是将栅线 1设置在每行亚像素中间, 且栅线 1将每 个亚像素分隔为上亚像素 3和下亚像素 4。 例如, 栅线 1沿着亚像素的行方 向延伸, 数据线沿着亚像素的列方向延伸。 示例性的, 分隔后, 上亚像素 3 和下亚像素 4的长宽比均为 2:3 , 当然也可以是其它的长宽比, 本发明的保
护范围不限于此。 所述栅线 1 和数据线 2 交叉处形成有第一 TFT5和第二 TFT6,所述第一 TFT 5和第二 TFT 6分别用于给所述上亚像素 3和下亚像素 4提供驱动信号, 即第一 TFT 5与上亚像素 3相连接, 第二 TFT 6与下亚像 素 4相连接。本实施例的阵列基板中,第 N列数据线 2分别与第 N列亚像素 的上亚像素和第 N+1列亚像素的下亚像素相连接, 并提供数据信号, 其中, N为正整数。 也就是说, 图 1所示的亚像素的下亚像素 4与其左边的亚像素 的上亚像素同时通过 TFT连接在左侧的数据线 2上,上亚像素 3与其右边的 亚像素的下亚像素同时通过 TFT连接在右侧的数据线上,且通过数据线显示 相同的数据信号。 This embodiment provides an array substrate, and FIG. 1 is a detailed structure of one sub-pixel in the array substrate. For ease of understanding, by way of example, the sub-pixel has an aspect ratio of 1:3. The array substrate of the present embodiment includes a substrate and gate lines 1 and data lines 2 formed on the substrate. For example, sub-pixels arranged in a matrix are formed on a substrate. Different from the prior art, the array substrate of the embodiment does not have the gate line disposed between two rows of sub-pixels, but the gate line 1 is disposed in the middle of each row of sub-pixels, and the gate line 1 will be each sub-pixel. It is divided into an upper sub-pixel 3 and a lower sub-pixel 4. For example, the gate lines 1 extend in the row direction of the sub-pixels, and the data lines extend in the column direction of the sub-pixels. Exemplarily, after the separation, the aspect ratio of the upper sub-pixel 3 and the lower sub-pixel 4 are both 2:3, and of course other aspect ratios, the protection of the present invention The scope of protection is not limited to this. A first TFT 5 and a second TFT 6 are formed at the intersection of the gate line 1 and the data line 2, and the first TFT 5 and the second TFT 6 are respectively used to provide driving signals to the upper sub-pixel 3 and the lower sub-pixel 4. That is, the first TFT 5 is connected to the upper sub-pixel 3, and the second TFT 6 is connected to the lower sub-pixel 4. In the array substrate of the embodiment, the Nth column data line 2 is respectively connected to the upper sub-pixel of the Nth column sub-pixel and the lower sub-pixel of the N+1 column sub-pixel, and provides a data signal, where N is positive Integer. That is, the lower sub-pixel 4 of the sub-pixel shown in FIG. 1 and the upper sub-pixel of the sub-pixel on the left side thereof are simultaneously connected to the data line 2 on the left side through the TFT, and the sub-pixel 3 on the lower side and the sub-pixel on the right side. The pixels are simultaneously connected to the data line on the right side through the TFT, and the same data signal is displayed through the data line.
例如, 在每个亚像素的上亚像素和下亚像素中分别设置有上像素电极和 下像素电极。例如,第 N列亚像素的上像素电极连接到源极与第 N列数据线 连接的第一薄膜晶体管的漏极,第 N+1列亚像素的下像素电极连接到源极与 第 N列数据线连接的第二薄膜晶体管的漏极, 其中 N为正整数。 For example, an upper pixel electrode and a lower pixel electrode are respectively disposed in the upper sub-pixel and the lower sub-pixel of each sub-pixel. For example, the upper pixel electrode of the Nth column sub-pixel is connected to the drain of the first thin film transistor whose source is connected to the Nth column data line, and the lower pixel electrode of the N+1th column sub-pixel is connected to the source and the Nth column The drain of the second thin film transistor to which the data line is connected, where N is a positive integer.
这里利用第一 TFT 5和第二 TFT 6分别给所述上亚像素 3和下亚像素 4 提供驱动信号是指 TFT的栅极与相应的栅线连接,其源极与相应的数据线连 接, 而其漏极与相应的上或下像素电极连接; 当 TFT通过相应的栅线施加的 开关信号导通时,相应数据线的驱动信号可通过 TFT传输到相应的上或下像 素电极。 Here, the driving signals are respectively supplied to the upper sub-pixel 3 and the lower sub-pixel 4 by using the first TFT 5 and the second TFT 6 to mean that the gate of the TFT is connected to the corresponding gate line, and the source thereof is connected to the corresponding data line. The drain is connected to the corresponding upper or lower pixel electrode; when the switching signal applied by the TFT through the corresponding gate line is turned on, the driving signal of the corresponding data line can be transmitted to the corresponding upper or lower pixel electrode through the TFT.
例如, 与每个亚像素的上像素电极连接的第一薄膜晶体管的栅极和与该 亚像素的下像素电极连接的第二薄膜晶体管的栅极均与设置在对应亚像素行 中间的栅线连接。 For example, the gate of the first thin film transistor connected to the upper pixel electrode of each sub-pixel and the gate of the second thin film transistor connected to the lower pixel electrode of the sub-pixel are both connected to the gate line disposed in the middle of the corresponding sub-pixel row connection.
例如, 如图 1所示, 第一 TFT 5和第二 TFT 6可以设置在相应数据线的 两侧。 For example, as shown in Fig. 1, the first TFT 5 and the second TFT 6 may be disposed on both sides of the corresponding data line.
通过上述方式, 每个亚像素的上亚像素与下亚像素可显示不同的数据信 号, 从而提高了液晶显示器的显示精度, 使得显示的画面更为细腻。 In the above manner, the upper sub-pixel and the lower sub-pixel of each sub-pixel can display different data signals, thereby improving the display precision of the liquid crystal display and making the displayed picture more delicate.
如图 2所示, 栅线 1与栅极驱动器相连接, 数据线 2与源极驱动器相连 接。 下面以列翻转驱动方式为例, 详细介绍本发明的阵列基板的驱动过程: 在 T1时刻, 栅极驱动器为第 1行亚像素提供驱动信号, 源极驱动器为 第 N列数据线提供正数据信号, 为第 N+1列数据线提供负数据信号, 由于 第 N列数据线分别与第 N列亚像素的上亚像素和第 N+1列亚像素的下亚像
素相连接, 因此第 1行亚像素的上亚像素与下亚像素在数据信号的极性上是 相反的。 上亚像素显示正数据信号时, 下亚像素显示负数据信号。 可见, 本 发明的阵列基板在釆用列翻转驱动方式时能够实现点翻转驱动方式的效果。 As shown in FIG. 2, the gate line 1 is connected to the gate driver, and the data line 2 is connected to the source driver. The following is a detailed description of the driving process of the array substrate of the present invention by taking the column flip driving mode as an example: At time T1, the gate driver provides a driving signal for the first row of sub-pixels, and the source driver provides a positive data signal for the Nth column of data lines. , providing a negative data signal for the N+1th column data line, because the Nth column data line and the N sub-pixel of the Nth column sub-pixel and the N+1 column sub-pixel sub-pixel The primes are connected so that the upper and lower subpixels of the first row of subpixels are opposite in polarity of the data signal. When the upper sub-pixel displays a positive data signal, the lower sub-pixel displays a negative data signal. It can be seen that the array substrate of the present invention can realize the effect of the dot inversion driving mode when the column inversion driving mode is used.
如图 3所示, 每组三原色亚像素, 即红色亚像素、 绿色亚像素、 蓝色亚 像素共同完成一个像素的显示。 而在本实施例中, 同一个亚像素中的上亚像 素与下亚像素分别显示不同颜色的数据信号, 从整行像素来看, 下亚像素的 颜色显示与上亚像素依次错开。 为配合阵列基板的亚像素的数据显示, 彩膜 基板的彩色区域部分也要进行相应的变换。 如图 4所示, 彩膜基板对应第 N 列亚像素的上亚像素的区域,与对应第 N+1列亚像素的下亚像素的区域所涂 敷的颜色相同。 As shown in FIG. 3, each set of three primary color sub-pixels, that is, a red sub-pixel, a green sub-pixel, and a blue sub-pixel, together perform one pixel display. In the present embodiment, the upper sub-pixel and the lower sub-pixel in the same sub-pixel respectively display data signals of different colors. From the perspective of the entire row of pixels, the color display of the lower sub-pixel is sequentially shifted from the upper sub-pixel. In order to match the data display of the sub-pixels of the array substrate, the color area portion of the color filter substrate is also changed accordingly. As shown in Fig. 4, the color film substrate corresponds to the upper sub-pixel region of the Nth column sub-pixel, and the color is applied to the region corresponding to the lower sub-pixel region corresponding to the N+1th column sub-pixel.
进一步的, 本实施例的阵列基板还包括公共电极线, 公共电极线设置于 所述上亚像素 3和下亚像素 4之间, 与栅线 1平行, 能够防止背光源的漏光 现象。 Further, the array substrate of the embodiment further includes a common electrode line disposed between the upper sub-pixel 3 and the lower sub-pixel 4, parallel to the gate line 1, to prevent light leakage of the backlight.
例如, 本实施例中上亚像素 3和下亚像素 4的沿列方向的高度相同。 由于本发明的阵列基板中, 第一列亚像素的下亚像素和最后一列亚像素 的上亚像素没有数据线供给数据信号, 因此, 将第一列亚像素的下亚像素和 最后一列亚像素的上亚像素设计为虚拟像素 7, 以保证阵列基板的完整性。 这里的虚拟像素是指这些像素不用于实际的图像显示, 例如, 可以不对这些 像素施加驱动信号。 For example, in the present embodiment, the heights of the upper sub-pixel 3 and the lower sub-pixel 4 in the column direction are the same. In the array substrate of the present invention, the lower sub-pixel of the first column of sub-pixels and the upper sub-pixel of the last column of sub-pixels have no data lines to supply data signals, so the lower sub-pixel and the last column of sub-pixels of the first column of sub-pixels are The upper sub-pixel is designed as a dummy pixel 7 to ensure the integrity of the array substrate. The virtual pixels here mean that these pixels are not used for actual image display, and for example, drive signals may not be applied to these pixels.
本发明实施例的阵列基板, 通过使用栅线将每个亚像素分隔为上亚像素 和下亚像素, 且在栅线和数据线交叉处形成第一 TFT和第二 TFT, 分别用于 给上亚像素和下亚像素提供驱动信号, 从而使上亚像素和下亚像素能够在数 据线的控制下显示不同的信号信息, 与阵列基板相匹配的彩膜基板配合, 进 而提高了液晶显示器的显示精度, 使画面的显示更为细腻。 In the array substrate of the embodiment of the present invention, each sub-pixel is divided into an upper sub-pixel and a lower sub-pixel by using a gate line, and a first TFT and a second TFT are formed at intersections of the gate line and the data line, respectively for being used for The sub-pixel and the lower sub-pixel provide driving signals, so that the upper sub-pixel and the lower sub-pixel can display different signal information under the control of the data line, and the color film substrate matched with the array substrate cooperates, thereby improving the display of the liquid crystal display. Accuracy makes the display of the picture more delicate.
本实施例还提供一种液晶面板, 包括彩膜基板、 液晶层以及上述的阵列 基板。 The embodiment further provides a liquid crystal panel including a color filter substrate, a liquid crystal layer, and the above array substrate.
阵列基板的结构以及工作原理同上述实施例, 在此不再赘述。 The structure and working principle of the array substrate are the same as those in the above embodiments, and are not described herein again.
与阵列基板相匹配的, 彩膜基板对应第 N列亚像素的上亚像素的区域, 与对应第 N+1列亚像素的下亚像素的区域所涂敷的颜色相同(即具有相同颜 色的彩色滤光片) , 以配合阵列基板亚像素的数据显示。 虽然图 4中仅仅显
示了红(R) 、 绿(G)和蓝(B)三种颜色, 然而根据本发明的实施例不限 于此。 根据本发明实施例的彩膜基板中的彩色滤光片可具有其他任何合适的 颜色。 Matching with the array substrate, the color film substrate corresponds to the upper sub-pixel region of the Nth column sub-pixel, and the color corresponding to the region corresponding to the lower sub-pixel of the N+1 column sub-pixel is the same (ie, has the same color Color filter) to match the data display of the sub-pixels of the array substrate. Although only shown in Figure 4 Three colors of red (R), green (G), and blue (B) are shown, however, embodiments according to the present invention are not limited thereto. The color filter in the color filter substrate according to an embodiment of the present invention may have any other suitable color.
本实施例还提供一种显示装置, 其包括上述任一种液晶面板, 所述显示 装置可以为液晶显示器、 液晶电视、 数码相框、 手机、 平板电脑等具有任何 显示功能的产品或者部件。 The embodiment further provides a display device comprising any of the above liquid crystal panels, and the display device may be a product or component having any display function such as a liquid crystal display, a liquid crystal television, a digital photo frame, a mobile phone, a tablet computer or the like.
根据本发明的实施例至少可以提供以下结构: At least the following structure can be provided according to an embodiment of the present invention:
( 1 )一种阵列基板, 包括: (1) An array substrate comprising:
基板, 其上布置有矩阵式排列的亚像素; 以及 a substrate on which matrix sub-pixels are arranged;
形成在所述基板上的栅线和数据线, a gate line and a data line formed on the substrate,
其中所述栅线沿矩阵式排列的亚像素的行方向延伸, 并设置于每行亚像 素中间, 且所述栅线将每个亚像素分隔为上亚像素和下亚像素, 所述数据线 沿矩阵式排列的亚像素的列方向延伸, 并设置在相邻亚像素列之间, 且 其中所述栅线和所述数据线交叉处形成有第一薄膜晶体管和第二薄膜晶 体管, 所述第一薄膜晶体管和所述第二薄膜晶体管分别给所述上亚像素和所 述下亚像素提供驱动信号。 Wherein the gate lines extend along a row direction of the matrix-arranged sub-pixels and are disposed between each row of sub-pixels, and the gate lines divide each sub-pixel into an upper sub-pixel and a lower sub-pixel, the data line Extending along a column direction of the matrix-arranged sub-pixels, and disposed between adjacent sub-pixel columns, wherein a first thin film transistor and a second thin film transistor are formed at intersections of the gate lines and the data lines, The first thin film transistor and the second thin film transistor respectively supply driving signals to the upper sub-pixel and the lower sub-pixel.
( 2 )根据( 1 )所述的阵列基板, 其中第 N列数据线分别通过所述第一 薄膜晶体管与第 N列亚像素的上亚像素相连接,并通过所述第二薄膜晶体管 与所述第 N+1列亚像素的下亚像素相连接, 其中 N为正整数。 (2) The array substrate according to (1), wherein the Nth column data line is connected to the upper sub-pixel of the Nth column sub-pixel through the first thin film transistor, respectively, and passes through the second thin film transistor and the The lower sub-pixels of the N+1th column sub-pixel are connected, where N is a positive integer.
(3)根据( 1 )或( 2 )所述的阵列基板, 其中所述阵列基板还包括公共 电极线, 所述公共电极线设置于所述上亚像素和所述下亚像素之间。 (3) The array substrate according to (1) or (2), wherein the array substrate further comprises a common electrode line, the common electrode line being disposed between the upper sub-pixel and the lower sub-pixel.
(4)根据 (1) - (3) 中任一项所述的阵列基板, 其中所述上亚像素和 下亚像素的沿列方向的高度相同。 The array substrate according to any one of (1), wherein the upper sub-pixel and the lower sub-pixel have the same height in the column direction.
(5)根据(1) - (4) 中任一项所述的阵列基板, 其中第一列亚像素的 下亚像素和最后一列亚像素的上亚像素均为虚拟像素。 The array substrate according to any one of (1), wherein the lower sub-pixel of the first column of sub-pixels and the upper sub-pixel of the last column of sub-pixels are virtual pixels.
(6)根据 (1) - (5) 中任一项所述的阵列基板, 其中在每个亚像素的 上亚像素和下亚像素中分别设置有上像素电极和下像素电极,第 N列亚像素 的上像素电极连接到源极与第 N列数据线连接的第一薄膜晶体管的漏极,第 N+1列亚像素的下像素电极连接到源极与第 N列数据线连接的第二薄膜晶体 管的漏极, 其中 N为正整数。
(7)根据 (6)所述的阵列基板, 其中与每个亚像素的上像素电极连接 的第一薄膜晶体管的栅极和与该亚像素的下像素电极连接的第二薄膜晶体管 的栅极均与设置在对应亚像素行中间的栅线连接。 The array substrate according to any one of (1), wherein an upper pixel electrode and a lower pixel electrode are respectively disposed in an upper sub-pixel and a lower sub-pixel of each sub-pixel, and an Nth column The upper pixel electrode of the sub-pixel is connected to the drain of the first thin film transistor whose source is connected to the data line of the Nth column, and the lower pixel electrode of the N+1th column sub-pixel is connected to the source connected to the data line of the Nth column. The drain of the two thin film transistors, where N is a positive integer. (7) The array substrate according to (6), wherein a gate of the first thin film transistor connected to the upper pixel electrode of each sub-pixel and a gate of the second thin film transistor connected to the lower pixel electrode of the sub-pixel They are all connected to a gate line disposed in the middle of the corresponding sub-pixel row.
(8)根据(1 ) - (7) 中任一项所述的阵列基板, 其中所述第一薄膜晶 体管和所述第二薄膜晶体管分别设置在所述数据线的两侧。 The array substrate according to any one of (1), wherein the first thin film transistor and the second thin film transistor are respectively disposed on both sides of the data line.
(9)一种液晶面板, 包括彩膜基板、 液晶层以及(1 ) - (8) 中任一项 所述的阵列基板。 (9) A liquid crystal panel comprising a color filter substrate, a liquid crystal layer, and the array substrate according to any one of (1) to (8).
( 10 )根据 ( 9 )所述的液晶面板, 其中在所述彩膜基板对应每个亚像素 的区域中, 所述彩膜基板对应第 N列亚像素的上亚像素的区域, 与对应第 N+1列亚像素的下亚像素的区域具有相同颜色的彩色滤光片,其中 N为正整 数。 (10) The liquid crystal panel according to (9), wherein in the region of the color film substrate corresponding to each sub-pixel, the color filter substrate corresponds to an upper sub-pixel region of the Nth column sub-pixel, and the corresponding The regions of the lower sub-pixels of the N+1 column sub-pixels have color filters of the same color, where N is a positive integer.
(11)根据( 9 )或( 10 )所述的液晶面板, 其中所述彩膜基板对应于每 个亚像素的上亚像素和下亚像素的区域分别具有不同颜色的彩色滤光片。 (11) The liquid crystal panel according to (9) or (10), wherein the color filter substrate has color filters of different colors corresponding to regions of the upper sub-pixel and the lower sub-pixel of each sub-pixel, respectively.
(12)一种显示装置, 包括(9) - (11 ) 中任一项所述的液晶面板。 以上所述仅是本发明的示范性实施方式, 而非用于限制本发明的保护范 围, 本发明的保护范围由所附的权利要求确定。
(12) A display device comprising the liquid crystal panel according to any one of (9) to (11). The above is only an exemplary embodiment of the present invention, and is not intended to limit the scope of the present invention. The scope of the present invention is defined by the appended claims.
Claims
1、 一种阵列基板, 包括: 1. An array substrate, including:
基板, 其上布置有矩阵式排列的亚像素; 以及 a substrate on which sub-pixels arranged in a matrix are arranged; and
形成在所述基板上的栅线和数据线, gate lines and data lines formed on the substrate,
其中所述栅线沿矩阵式排列的亚像素的行方向延伸, 并设置于每行亚像 素中间, 且所述栅线将每个亚像素分隔为上亚像素和下亚像素, 所述数据线 沿矩阵式排列的亚像素的列方向延伸, 并设置在相邻亚像素列之间, 且 其中所述栅线和所述数据线交叉处形成有第一薄膜晶体管和第二薄膜晶 体管, 所述第一薄膜晶体管和所述第二薄膜晶体管分别给所述上亚像素和所 述下亚像素提供驱动信号。 The gate line extends along the row direction of the sub-pixels arranged in a matrix and is disposed in the middle of each row of sub-pixels, and the gate line separates each sub-pixel into an upper sub-pixel and a lower sub-pixel, and the data line extending along the column direction of the sub-pixels arranged in a matrix and arranged between adjacent sub-pixel columns, and wherein a first thin film transistor and a second thin film transistor are formed at the intersection of the gate line and the data line, The first thin film transistor and the second thin film transistor provide driving signals to the upper sub-pixel and the lower sub-pixel respectively.
2、 根据权利要求 1所述的阵列基板, 其中第 N列数据线分别通过所述 第一薄膜晶体管与第 N列亚像素的上亚像素相连接,并通过所述第二薄膜晶 体管与所述第 N+1列亚像素的下亚像素相连接, 其中 N为正整数。 2. The array substrate according to claim 1, wherein the N-th column data line is connected to the upper sub-pixel of the N-th column sub-pixel through the first thin film transistor, and is connected to the N-th column sub-pixel through the second thin film transistor. The lower sub-pixels of the N+1th column of sub-pixels are connected, where N is a positive integer.
3、根据权利要求 1或 2所述的阵列基板,其中所述阵列基板还包括公共 电极线, 所述公共电极线设置于所述上亚像素和所述下亚像素之间。 3. The array substrate according to claim 1 or 2, wherein the array substrate further includes a common electrode line, and the common electrode line is disposed between the upper sub-pixel and the lower sub-pixel.
4、根据权利要求 1-3中任一项所述的阵列基板, 其中所述上亚像素和下 亚像素的沿列方向的高度相同。 4. The array substrate according to any one of claims 1 to 3, wherein the upper sub-pixel and the lower sub-pixel have the same height along the column direction.
5、根据权利要求 1-4中任一项所述的阵列基板, 其中第一列亚像素的下 亚像素和最后一列亚像素的上亚像素均为虚拟像素。 5. The array substrate according to any one of claims 1 to 4, wherein the lower sub-pixels of the first column of sub-pixels and the upper sub-pixels of the last column of sub-pixels are both virtual pixels.
6、根据权利要求 1-5中任一项所述的阵列基板, 其中在每个亚像素的上 亚像素和下亚像素中分别设置有上像素电极和下像素电极,第 N列亚像素的 上像素电极连接到源极与第 N列数据线连接的第一薄膜晶体管的漏极, 第 N+1列亚像素的下像素电极连接到源极与第 N列数据线连接的第二薄膜晶体 管的漏极, 其中 N为正整数。 6. The array substrate according to any one of claims 1 to 5, wherein an upper pixel electrode and a lower pixel electrode are respectively provided in the upper sub-pixel and lower sub-pixel of each sub-pixel, and the N-th column of sub-pixels The upper pixel electrode is connected to the drain of the first thin film transistor whose source is connected to the Nth column data line, and the lower pixel electrode of the N+1 column sub-pixel is connected to the second thin film transistor whose source is connected to the Nth column data line. The drain of , where N is a positive integer.
7、根据权利要求 6所述的阵列基板,其中与每个亚像素的上像素电极连 接的第一薄膜晶体管的栅极和与该亚像素的下像素电极连接的第二薄膜晶体 管的栅极均与设置在对应亚像素行中间的栅线连接。 7. The array substrate according to claim 6, wherein the gate electrode of the first thin film transistor connected to the upper pixel electrode of each sub-pixel and the gate electrode of the second thin film transistor connected to the lower pixel electrode of the sub-pixel are both Connected to the gate line arranged in the middle of the corresponding sub-pixel row.
8、根据权利要求 1-7中任一项所述的阵列基板, 其中所述第一薄膜晶体 管和所述第二薄膜晶体管分别设置在所述数据线的两侧。
8. The array substrate according to any one of claims 1 to 7, wherein the first thin film transistor and the second thin film transistor are respectively disposed on both sides of the data line.
9、 一种液晶面板, 包括彩膜基板、 液晶层以及权利要求 1-8中任一项所 述的阵列基板。 9. A liquid crystal panel, including a color filter substrate, a liquid crystal layer and the array substrate according to any one of claims 1-8.
10、 根据权利要求 9所述的液晶面板, 其中在所述彩膜基板对应每个亚 像素的区域中, 所述彩膜基板对应第 N列亚像素的上亚像素的区域, 与对应 第 N+1列亚像素的下亚像素的区域具有相同颜色的彩色滤光片, 其中 N为 正整数。 10. The liquid crystal panel according to claim 9, wherein in the area of the color filter substrate corresponding to each sub-pixel, the color filter substrate corresponds to the area of the upper sub-pixel of the N-th column of sub-pixels, and the area corresponding to the N-th column of sub-pixels. The area of the lower sub-pixel of the +1 column sub-pixel has a color filter of the same color, where N is a positive integer.
11、根据权利要求 9或 10所述的液晶面板,其中所述彩膜基板对应于每 个亚像素的上亚像素和下亚像素的区域分别具有不同颜色的彩色滤光片。 11. The liquid crystal panel according to claim 9 or 10, wherein the color filter substrate has color filters of different colors corresponding to the upper sub-pixel and lower sub-pixel areas of each sub-pixel.
12、 一种显示装置, 包括权利要求 9-11中任一项所述的液晶面板。
12. A display device, comprising the liquid crystal panel according to any one of claims 9-11.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210146690.2A CN102662286B (en) | 2012-05-11 | 2012-05-11 | Array substrate, LCD (Liquid Crystal Display) panel and display device |
CN201210146690.2 | 2012-05-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2013166815A1 true WO2013166815A1 (en) | 2013-11-14 |
Family
ID=46771801
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2012/084579 WO2013166815A1 (en) | 2012-05-11 | 2012-11-14 | Array substrate, liquid crystal panel, and display device |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN102662286B (en) |
WO (1) | WO2013166815A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017121078A1 (en) | 2016-01-14 | 2017-07-20 | Boe Technology Group Co., Ltd. | Array substrate, display panel, and display apparatus |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102662286B (en) * | 2012-05-11 | 2015-04-08 | 京东方科技集团股份有限公司 | Array substrate, LCD (Liquid Crystal Display) panel and display device |
CN102879965A (en) * | 2012-10-12 | 2013-01-16 | 京东方科技集团股份有限公司 | Liquid crystal display panel and liquid crystal display device |
CN108628045B (en) * | 2017-03-21 | 2022-01-25 | 京东方科技集团股份有限公司 | Array substrate, display panel and display device |
CN113632050B (en) * | 2020-01-21 | 2024-06-18 | 京东方科技集团股份有限公司 | Array substrate and display panel |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1979318A (en) * | 2005-12-06 | 2007-06-13 | 三星电子株式会社 | Liquid crystal display |
CN101109875A (en) * | 2006-07-21 | 2008-01-23 | 北京京东方光电科技有限公司 | TFT LCD pixel electrode structure and driving circuit |
CN101187740A (en) * | 2006-11-17 | 2008-05-28 | 群康科技(深圳)有限公司 | Liquid crystal display device and its driving method |
CN101216651A (en) * | 2008-01-16 | 2008-07-09 | 京东方科技集团股份有限公司 | LCD device |
CN101398581A (en) * | 2007-09-28 | 2009-04-01 | 群康科技(深圳)有限公司 | Liquid crystal display panel and method for manufacturing substrate used by the liquid crystal display panel |
US20100141884A1 (en) * | 2008-12-08 | 2010-06-10 | Jae Kwang Lee | Liquid crystal display device of in-plane switching mode |
CN101923259A (en) * | 2009-06-11 | 2010-12-22 | 华映视讯(吴江)有限公司 | Pixel array structure |
CN102662286A (en) * | 2012-05-11 | 2012-09-12 | 京东方科技集团股份有限公司 | Array substrate, LCD (Liquid Crystal Display) panel and display device |
-
2012
- 2012-05-11 CN CN201210146690.2A patent/CN102662286B/en active Active
- 2012-11-14 WO PCT/CN2012/084579 patent/WO2013166815A1/en active Application Filing
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1979318A (en) * | 2005-12-06 | 2007-06-13 | 三星电子株式会社 | Liquid crystal display |
CN101109875A (en) * | 2006-07-21 | 2008-01-23 | 北京京东方光电科技有限公司 | TFT LCD pixel electrode structure and driving circuit |
CN101187740A (en) * | 2006-11-17 | 2008-05-28 | 群康科技(深圳)有限公司 | Liquid crystal display device and its driving method |
CN101398581A (en) * | 2007-09-28 | 2009-04-01 | 群康科技(深圳)有限公司 | Liquid crystal display panel and method for manufacturing substrate used by the liquid crystal display panel |
CN101216651A (en) * | 2008-01-16 | 2008-07-09 | 京东方科技集团股份有限公司 | LCD device |
US20100141884A1 (en) * | 2008-12-08 | 2010-06-10 | Jae Kwang Lee | Liquid crystal display device of in-plane switching mode |
CN101923259A (en) * | 2009-06-11 | 2010-12-22 | 华映视讯(吴江)有限公司 | Pixel array structure |
CN102662286A (en) * | 2012-05-11 | 2012-09-12 | 京东方科技集团股份有限公司 | Array substrate, LCD (Liquid Crystal Display) panel and display device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017121078A1 (en) | 2016-01-14 | 2017-07-20 | Boe Technology Group Co., Ltd. | Array substrate, display panel, and display apparatus |
EP3403139A4 (en) * | 2016-01-14 | 2019-07-31 | BOE Technology Group Co., Ltd. | Array substrate, display panel, and display apparatus |
Also Published As
Publication number | Publication date |
---|---|
CN102662286B (en) | 2015-04-08 |
CN102662286A (en) | 2012-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102279353B1 (en) | Display panel | |
US10923054B2 (en) | Array substrate, display panel, display device, and driving methods thereof | |
WO2019095764A1 (en) | Array substrate, display panel and display device | |
WO2016201724A1 (en) | Pixel structure and liquid crystal display panel | |
US20140218347A1 (en) | Liquid crystal display and driving method thereof | |
KR100893488B1 (en) | Liquid crystal display device | |
JPWO2007088656A1 (en) | Display device | |
JP2007193334A (en) | Liquid crystal display panel and manufacturing method thereof | |
US11177292B2 (en) | Display device | |
JPWO2012002072A1 (en) | Display panel and display device | |
KR101920134B1 (en) | Array substrate, driving method thereof and display device | |
CN107561755A (en) | Liquid crystal display panel and liquid crystal display device | |
US20200258460A1 (en) | Pixel arrangement structure, driving method thereof, display panel and display apparatus | |
CN107490904A (en) | Liquid crystal display panel and liquid crystal display device | |
US20150332639A1 (en) | Pixel structure and driving method thereof, display panel and display device | |
CN107589573A (en) | Liquid crystal display panel and liquid crystal display device | |
WO2013166815A1 (en) | Array substrate, liquid crystal panel, and display device | |
US11150706B2 (en) | Circuit substrate and display panel | |
US20210408060A1 (en) | Array substrate, display apparatus and drive method therefor | |
TW201447859A (en) | Active array substrate, driving method thereof, and LCD using the same | |
WO2019192082A1 (en) | Liquid crystal display device | |
US9275932B2 (en) | Active matrix substrate, and display device | |
TWI432861B (en) | Liquid crystal display panel | |
US10290274B2 (en) | Array substrate | |
KR20080002278A (en) | Method for driving liquid crystal display panel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 12876166 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 03.03.2015) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 12876166 Country of ref document: EP Kind code of ref document: A1 |