WO2013158372A1 - Method and apparatus for germanium tin alloy formation by thermal cvd - Google Patents

Method and apparatus for germanium tin alloy formation by thermal cvd Download PDF

Info

Publication number
WO2013158372A1
WO2013158372A1 PCT/US2013/035169 US2013035169W WO2013158372A1 WO 2013158372 A1 WO2013158372 A1 WO 2013158372A1 US 2013035169 W US2013035169 W US 2013035169W WO 2013158372 A1 WO2013158372 A1 WO 2013158372A1
Authority
WO
WIPO (PCT)
Prior art keywords
germanium
metal
halide
group
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2013/035169
Other languages
French (fr)
Inventor
Yihwan Kim
Yi-Chiau Huang
Errol Antonio C. Sanchez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of WO2013158372A1 publication Critical patent/WO2013158372A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/24Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/06Silicon
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/08Germanium
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/52Alloys
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3402Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3402Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411Silicon, silicon germanium or germanium
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3402Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3412Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials including tin

Definitions

  • Technology described herein relates to manufacture of semiconductor devices. More specifically, methods are described of forming group IV semiconductive semiconductor-metal alloy layers in both field effect transistors and photonic devices such as lasers.
  • Germanium was one of the first materials used for semiconductor applications such as CMOS transistors. Due to vast abundance of silicon compared to germanium, however, silicon has been the overwhelming semiconductor material of choice for CMOS manufacture. As device geometries decline according to Moore's Law, the size of transistor components poses challenges to engineers working to make devices that are smaller, faster, use less power, and generate less heat. For example, as the size of a transistor declines, the channel region of the transistor becomes smaller, and the electronic properties of the channel become less viable, with more resistivity and higher threshold voltages. Carrier mobility is increased in the silicon channel area by using silicon-germanium stressors embedded in the source/drain areas, as some manufacturers have done for the 45 nm node.
  • a popular stressor layer is an alloy of germanium, or other semiconductors, and a metal, the most popular example being a germanium-tin alloy. Such alloys are commonly deposited on substrates with semiconductor materials and dielectric materials. Because the stressor layer is used to create stress in an adjacent semiconductor layer, it is usually desired that the germanium- tin alloy deposit on the semiconductor and not on a dielectric material.
  • Strained or unstrained germanium-tin alloys can also be used in other parts of CMOS devices, such as the channel and contact, by forming a germanium- tin alloy layer on a semiconductor material.
  • An unstrained germanium-tin alloy may have a higher carrier mobility than pure germanium if the tin concentration is high enough to yield direct bandgap.
  • Direct bandgap germanium-tin alloys may also be used in photonic devices such as lasers.
  • a group IV semiconductive semiconductor-alloy layer may be formed on a substrate by positioning the substrate in a processing chamber, flowing a germanium precursor into the processing chamber, flowing a metal halide into the processing chamber, and growing the alloy layer epitaxially on the substrate.
  • a group IV halide deposition control agent enhances selective deposition on semiconductive regions of the substrate.
  • the germanium precursor may be a hydride, such as digermane, and the metal precursor may be a metal halide.
  • Carrier gases such as hydrogen, argon, helium, and nitrogen may be used as components of the gas mixture. Halogen gases and hydrogen halide gases may also be used.
  • the deposition process may be a CVD process, which may be a cyclical process. An ALD process may also be used.
  • Figure 1 is a flow diagram summarizing a method according to one embodiment.
  • Figure 2 is a schematic diagram of an apparatus according to another embodiment.
  • Figure 3 is a flow diagram summarizing a method according to another embodiment.
  • Figure 4 is a flow diagram summarizing a method according to another embodiment.
  • FIG. 1 is a flow diagram summarizing a method 100 according to one embodiment.
  • a semiconductor substrate is positioned in a processing chamber at 102.
  • the semiconductor substrate may be any semiconductive material on which a group IV semiconductive semiconductor-alloy layer is to be formed.
  • a silicon substrate on which a transistor structure is to be formed may be used in one example.
  • the substrate may have any known semiconductive materials, such as silicon, germanium, carbon, group IMA/ semiconductor materials, group ll/VI semiconductor materials, and combinations or mixtures thereof.
  • the substrate may have silicon areas and germanium areas.
  • the substrate may also have areas that are a mixture of silicon and germanium.
  • the semiconductor substrate may also have dielectric areas formed on a surface thereof.
  • a silicon substrate may have transistor gate structures and dielectric spacers formed adjacent to semiconductive source/drain regions, which may be regions of doped silicon or regions on which source/drain materials are to be formed.
  • the source/drain regions may comprise the stressor layers described herein in addition to, or instead of, doped silicon layers.
  • the dielectric areas may be oxides, nitrides, carbides, oxynitrides, oxycarbides, or combinations thereof.
  • Metal oxides, metal nitrides, group IV oxides, group IV nitrides, group IV carbides, group IV oxynitrides, group IV, oxycarbides, low K dielectrics, high K dielectrics, glasses, ceramics, and combinations or mixtures thereof may be present in the substrate to be treated according to the method 100 of Figure 1 .
  • the group IV semiconductive semiconductor-alloy layers described herein typically comprise metal atoms disposed in a germanium matrix, Ge x M y , or metal atoms disposed in a silicon-germanium matrix, Si x Ge y M z .
  • x may be as high as 0.3.
  • the semiconductor-alloy layers described herein may be a germanium metal matrix having up to about 30 atomic percent silicon. Large metal atoms, for example group IV metals larger than germanium, such as tin and lead, are useful for adding compressive stress to a germanium or silicon-germanium matrix.
  • a germanium crystal usually has a cubic structure with unit cell dimension about 566 pm. Each germanium atom has a radius of about 125 pm, while tin atoms have radius of about 145 pm, and lead has radius of between 155 and 180 pm.
  • adding the larger metal atoms to a germanium crystal matrix results in a larger lattice size that exerts a uniaxial compressive stress to lateral germanium atoms and/or biaxial tensile strain to overlying germanium atoms. Such strain alters the bandgap of the germanium, in certain cases resulting in higher carrier mobility compared to unstrained germanium.
  • the silicon substrate may have a germanium channel layer adjacent to the stressor layer as part of a transistor gate structure.
  • the Ge x M y or Si x Ge y M z stressor in this case applies a uniaxial stress onto the neighboring germanium layer.
  • the germanium channel layer is deposited over the stressor layer, so that a biaxial tensile strain is applied to the germanium channel layer.
  • the group IV semiconductive semiconductor-metal alloy layers described herein can perform various functions in a CMOS transistor, such as stressor, channel, and/or contact.
  • the alloy of germanium-tin by itself has a higher carrier mobility than germanium alone when the tin concentration is high enough to yield direct bandgap.
  • germanium-tin alloys can be used in photonic devices such as lasers.
  • indirect bandgap is useful. Indirect bandgap may be maintained in a germanium-metal alloy by limiting the concentration of metal in the germanium matrix.
  • Semiconductor- metal alloys may include germanium and silicon in some cases.
  • a germanium precursor is provided to the processing chamber containing the semiconductor substrate at 104.
  • the germanium precursor is typically a germanium hydride, such as germane (GeH ), digermane (Ge2H 6 ), or higher hydrides (Ge x H 2 x+2), or a combination thereof.
  • the germanium precursor may be mixed with a carrier gas, which may be a non-reactive gas such as nitrogen gas, hydrogen gas, or a noble gas such as helium or argon, or a combination thereof.
  • the ratio of germanium precursor volumetric flow rate to carrier gas flow rate may be used to control gas flow velocity through the chamber. The ratio may be any proportion from about 1 % to about 99%, depending on the flow velocity desired.
  • a relatively high velocity may improve uniformity of the formed layer.
  • the flow rate of germanium precursor may be between about 0.01 sLm and about 2.0 sLm.
  • carrier gas flow rate between about 5 sLm and about 40 sLm provides a uniform layer thickness.
  • a metal halide is provided to the processing chamber at 106 to react with the germanium precursor and deposit a layer of metal doped germanium or germanium-metal alloy.
  • the metal halide may be a tin or lead halide gas, for example SnCI 4 , SnC ⁇ , PbCI 4 , or PbC ⁇ or an organometallic chloride having the formula R x MCI y , where R is methyl or t-butyl, x is 1 or 2, M is Sn or Pb, and y is 2 or 3, such that the formed layer is composed primarily of group IV elements.
  • the metal halide is provided to the processing chamber at a flow rate between about 0.1 seem and about 100 seem, such as between about 5 seem and about 20 seem, for example about 10 seem.
  • the metal halide may also be mixed with a carrier gas to achieve a desired space velocity and/or mixing performance in the processing chamber.
  • the metal halide may be sourced from a liquid or solid source of metal halide crystals evaporated or sublimed into a flowing carrier gas stream such as N 2 , H 2 , Ar, or He, or the metal halide may be generated by passing a halogen gas, optionally with one of the above carrier gases, over a solid metal in a contacting chamber to perform the reaction M + 2CI2 ⁇ MCI 4 , where M is Sn or Pb.
  • the contacting chamber may be adjacent to the processing chamber, coupled thereto by a conduit which is preferably short to reduce the possibility of metal halide particles depositing in the conduit.
  • a deposition control agent is provided to the processing chamber to control deposition on the surface of the substrate.
  • the deposition control agent allows selective deposition on the semiconductive areas of the substrate at satisfactory deposition rates, while controlling deposition on dielectric areas, in some cases effectively preventing deposition on the dielectric areas. It is believed that the deposition control agent inhibits deposition on the dielectric regions of the substrate.
  • the deposition control agent is a selectivity control agent because selectivity may be controlled by adjusting the amount of the selectivity control agent relative to the reactive species in the reaction mixture.
  • the deposition control agent is typically a halogen containing species, such as a group IV halide, for example dichlorosilane.
  • Useful deposition control agents are typically fluorine containing agents, chlorine containing agents, or bromine containing agents, or mixtures thereof. Some may be fluorides, chlorides, and/or bromides, and some may be compounds containing more than one halogen species.
  • the group IV components are usually silicon, germanium, carbon, or combinations thereof. Molecules including silicon and germanium, silicon and carbon, carbon and germanium, or silicon carbon and germanium may be used as deposition control agents.
  • Organic chlorosilanes or organic chlorogermanes may be used, for example, along with their bromo- homologues.
  • Exemplary deposition control agents include, but are not limited to, silicon tetrachloride, silicon tetrabromide, germanium tetrachloride, germanium tetrabromide, carbon tetrachloride, carbon tetrabromide, trichlorosilane, trichlorogermane, dichlorosilane, dichlorogermane, monochlorosilane, monochlorogermane, alkyl halosilanes having the formula R x SiX 4-x , wherein x is 0 to 4, R is any alkyl or alkylene group, and X is CI or Br, and alkyl halogermanes having the formula R x GeX 4-x , wherein x is 0 to 4, R is any alkyl or alkylene group, and X is CI or Br.
  • Combination agents such as agents having the formula may also be used.
  • Usable alkyl halosilanes include chloromethylsilane, dichloromethylsilane, trichloromethylsilane, dichlorodimethylsilane, chlorodimethylsilane, chlorotrimethylsilane, bromomethylsilane, dibromomethylsilane, tribromomethylsilane, dibromodimethylsilane, bromodimethylsilane, bromotrimethylsilane, chloroethylsilane, dichloroethylsilane, trichloroethylsilane, dichlorodiethylsilane, chlorodiethylsilane, chlorotriethylsilane, bromoethylsilane, dibromoethylsilane, tribromoethylsilane, dibromodiethylsilane, bromodiethylsilane, bromotriethylsilane, chloro
  • compounds described above having more than one halogen such as the di-halo, tri-halo, and tetra-halo compounds, may have mixed halogens.
  • a compound such as chlorobromosilane or fluorochlorosilane, or similar permutations of other compounds listed above, may be used.
  • alkyl halosilanes and alkyl halogermanes are contemplated for use in practicing the methods described herein.
  • Organic chlorides such as chloromethane, dichloromethane, and the like permuted similar to the list above, are also contemplated for use.
  • the deposition control agent may be provided at a flow rate between about 10 seem and about 1000 seem, such as between about 100 seem and about 500 seem, for example about 200 seem.
  • Layer growth selectivity and deposition rate may be controlled by adjusting a volumetric ratio of deposition control agent to germanium precursor. A higher ratio increases deposition rate overall and improves selectivity.
  • the volumetric flow ratio of deposition control agent to germanium precursor ranges between about 1 and about 100 for most embodiments, such as between about 10 and about 60, for example about 30. At the upper end of the range the deposition rate is about 200 A min, while at the low end of the range the deposition rate is about 50A min. However, at the upper end of the range, film growth on dielectric regions of the substrate is not observed, while at the lower end of the range, the deposition rate on the semiconductive regions is 1 -2 times the deposition rate on the dielectric regions.
  • the metal halide and the germanium precursor may be provided to the processing chamber through different pathways.
  • the germanium precursor may be provided through a first pathway and the metal halide provided through a second pathway.
  • the first and second pathways are generally different and kept separate up to the point of entry into the processing chamber.
  • both streams enter through a side wall of the chamber proximate an edge of the substrate support, travel across the substrate support from one side to an opposite side thereof and into an exhaust system.
  • the substrate support may rotate during formation of the semiconductor-metal alloy layer to improve uniformity.
  • the first pathway generally communicates with a first entry point into the processing chamber, which may comprise one or more openings in a wall of the chamber or a gas distributor, such as a showerhead, coupled to a wall of the chamber.
  • the one or more openings may be proximate an edge of the substrate support, as described above, or may be portals in a dual or multi path gas distributor.
  • the second pathway likewise communicates with a second entry point similar to the first entry point.
  • the first and second entry points are disposed such that the two streams mix and provide a deposition or layer growth mixture in a region above the substrate support.
  • Use of a gas distributor may reduce or eliminate the need to rotate the substrate during processing in some embodiments.
  • the metal halide and the germanium precursor may also be mixed together outside the processing chamber and provided to the processing chamber through a single pathway.
  • the deposition control agent may also be mixed together with the other precursors outside the processing chamber or provided to the processing chamber through a separate pathway.
  • Epitaxial growth of the semiconductor-metal alloy layer yields high structural quality.
  • Pressure in the processing chamber is maintained between about 5 Torr and about 800 Torr, such as between about 20 Torr and about 120 Torr, for example about 80 Torr.
  • Temperature is between about 150°C and about 500°C, such as between about 200°C and about 400°C, for example about 300°C.
  • Temperatures are kept below a decomposition temperature of the metal halide precursor, generally about 600°C or lower.
  • Pressures may be below about 5 Torr in some embodiments, but reduced pressure also reduces deposition rate. Deposition rate at these conditions is between about 50 A/min and about 500 A min.
  • a germanium metal alloy layer may include silicon, if a silicon containing deposition control agent is used. Similar reactions occur with the organometallic chlorides described above. Higher order germanes, such as digermane, yield a mix of chlorogermane intermediates, which similarly resolve into germanium deposits. Hydrogen, argon, helium, or nitrogen gas, or a mixture thereof, may be provided to the chamber to facilitate the deposition reactions. A flowrate of hydrogen gas between about 5 sLm and about 40 sLm may be included with any or all of the precursors to provide an ambient hydrogen concentration. [0029] The layer is typically deposited to a thickness between about 100 A and about 800 A.
  • Concentration of tin atoms in a matrix may be between about 1 % and about 12%, such as between about 3% and about 9%, for example about 6%, according to the method 100. If lead is used, concentration of lead atoms in the matrix may be between about 0.2% and about 5%, such as between about 1 % and about 3%, for example about 2%. A mixture of lead and tin may be used, if desired. Lead may achieve higher bandgap reduction at lower doses than tin, and using a mixture of lead and tin may be advantageous in some embodiments for delivering processability (i.e. tin halides are more stable than lead halides at elevated temperatures) with some enhancement of bandgap reduction.
  • the amount of compressive stress introduced by the semiconductor-metal alloy layer may be controlled at low metal concentrations by varying the concentration of metal incorporated in the matrix.
  • the metal concentration may be controlled by adjusting a ratio of metal precursor to germanium precursor in the reaction mixture.
  • the ratio of volumetric flow rates of metal precursor to germanium precursor provided to the processing chamber will be between about 1 % and about 40%, such as between about 4% and about 12%, for example about 8%.
  • An atomic ratio of germanium to metal in the precursor gas mixture may be greater than 2:1 , for example greater than 10:1 .
  • the layers described herein may be formed using CVD methods that may be cyclic. Such methods may also be described as ALD methods.
  • the germanium precursor may be provided to the processing chamber for a first duration, then stopped.
  • the metal precursor may be provided to the processing chamber for a second duration, then stopped. This process may be repeated any number of times to achieve a desired layer thickness.
  • the deposition control agent is usually provided continuously as the germanium and metal precursors are cyclically provided, but in other embodiments the germanium and metal precursors may be continuously or cyclically provided while the deposition control agent is intermittently provided at selected times. Carrier gases may also flow continuously with the deposition control agent and/or cyclically with the precursors.
  • the semiconductive semiconductor-metal alloy materials described herein may be doped, if desired, by including an appropriate dopant precursor in the gas mixture.
  • Dopant sources such as borane, diborane, phosphine, and arsine are well known in the art and may be used as dopant precursors for doping a semiconductive semiconductor-metal alloy layer as described herein.
  • FIG. 2 is a schematic diagram of an apparatus 200 according to another embodiment.
  • the apparatus 200 is useable for practicing the methods described herein for forming semiconductive semiconductor-metal alloy layers.
  • a processing chamber 202 has a substrate support 208, which may be a rotating substrate support, disposed in an interior thereof.
  • a heat source 206 is disposed facing one side of the substrate support 208. Alternately, a heat source may be embedded in the substrate support 208.
  • the processing chamber 202 may have a showerhead 204 for gas entry into the chamber. Alternately, gas may be provided to the processing chamber through a side entry 220 coupled to a side wall 360 of the chamber 202.
  • a chamber with a heated substrate support as described in commonly assigned U.S. Patent 7,172,792, entitled “Method for forming a high quality low temperature silicon nitride film", issued February 6, 2007, may be adapted to build the apparatus described herein and to practice the methods described herein.
  • a chamber with a lamp heating module as described in commonly assigned U.S. Patent Publication 2008/0072820, entitled “Modular CVD Epi 300 mm Reactor", published March 27, 2008, may also be adapted to build the apparatus described herein and to practice the methods described herein.
  • An EpiTM 300 mm reactor or a 300 mm xGenTM chamber both available from Applied Materials, Inc., of Santa Clara, California, may be adapted to make and use embodiments described herein, optionally with a CENTURA ® platform, also available from Applied Materials, Inc.
  • Other chambers from other manufacturers may also be used to practice the methods described herein.
  • a first conduit 222 and a second conduit 224 may couple the feed system 228 to the optional showerhead 204.
  • the showerhead 204 may be a dual-pathway showerhead to prevent mixing of the precursors prior to entry into the chamber 202.
  • An exemplary dual-pathway showerhead is described in commonly assigned U.S. Patent 6,983,892, entitled “Gas distribution showerhead for semiconductor processing", issued January 10, 2006.
  • cross-flow gas injection may be practiced by providing first and second cross-flow gas conduits 216 and 218 to the side entry point 220.
  • An example of a cross-flow injection configuration is described in US Patent 6,500,734.
  • the apparatus 200 may contain both a showerhead configuration and a cross-flow injection configuration, or only one or the other configuration.
  • the chemical delivery system 210 delivers germanium precursors, optionally with carrier gases such as nitrogen and/or hydrogen, to the chamber 202.
  • the chemical delivery system 210 may also delivery deposition or selectivity control species to the chamber 202.
  • the chemical delivery system 210 may include liquid or gaseous sources and controls (not shown), which may be configured in a gas panel.
  • the contact chamber 212 may be coupled to either the side entry point 220 or the showerhead 204 by a conduit 214 disposed to carry a metal precursor to the chamber 202.
  • Conduits 214, 216, and 222 may be heated to a temperature between about 50°C and about 200°C to control or prevent condensation of metal halide species therein.
  • the contact chamber 212 typically contains a bed of solid metal or metal halide crystals, or a bed of liquid metal halide such as tin tetrachloride.
  • the metal halide may be evaporated or sublimed into a carrier gas provided through one or both of the gas feed conduits 262 and 264.
  • the solid metal may be contacted with a halogen gas source provided through one or both of the gas feed conduits 262 and 264.
  • a halogen gas source is provided through a first gas feed conduit 262 while a carrier gas is provided through a second gas feed conduit 264.
  • the gases either for carrying vapor or reacting, may be flowed through a powdered metal or metal halide fluidized bed to enhance contacting.
  • a mesh strainer or filter may be used to prevent entrainment of particles into the chamber 202. Alternately, the gases may flow across a fixed solid metal or metal halide bed.
  • An exhaust system 230 is coupled to the chamber 202.
  • the exhaust system 230 may be coupled to the chamber at any convenient location, which may depend on the location of the gas entry into the chamber.
  • the exhaust system may be coupled to a bottom wall of the chamber, around the heat source 206, for example, by one or more portals or through an annular opening.
  • An annular manifold may be disposed near an edge of the substrate support and coupled to the exhaust system 230 in some embodiments.
  • the exhaust system 230 may be coupled to a side wall of the chamber opposite the side entry point 220.
  • An exhaust conduit 240 couples an exhaust cap 232 to a vacuum pump 252 through a throttle valve 266.
  • a jacket 268 encompasses the exhaust conduit 240 and throttle valve 266 from the exhaust cap 232 to an inlet 250 of the vacuum pump 252.
  • the jacket 268 enables thermal control of the exhaust conduit 240 to prevent condensation of exhaust species in the line.
  • Any heating medium such as steam, or hot air, water, or other hot fluid, may be used to maintain the exhaust conduit at a temperature above a dew point of the exhaust gas.
  • the jacket may include resistive heating elements (i.e. an electric blanket).
  • a condensation trap 236 may be coupled to the exhaust conduit 240 by a valve 238, if desired, to further enhance trapping of any condensates in the exhaust system 230.
  • the vacuum pump 252 pays off to an abatement system 256 through an abatement conduit 254, which is typically not heated or jacketed, and cleaned gas exhausted at 258.
  • the exhaust conduit 240 may be coated with quartz or with an inert polymer material.
  • Plasma or ultraviolet activated cleaning agents may be coupled into the exhaust system 230 by active source 234, which may be coupled to a microwave or RF chamber for generating active cleaning species.
  • a cleaning gas line 226 may provide cleaning gases from the chemical delivery system 210 to the exhaust conduit 240, proceeding through the active source 234, if desired. Use of active species for cleaning allows cleaning to proceed at reduced temperatures.
  • a method for cleaning a chamber used to perform the methods described herein, such as the chamber 202, or any chamber used to perform the methods 100 and 200, includes providing a halogen gas to the chamber, converting residues to volatile halides.
  • Temperature of the chamber is typically maintained below about 600°C during cleaning, and metal deposits are converted to MCI X , typically SnCl x or PbCl x .
  • the halogen gas may be chlorine gas, fluorine gas, HBr, HCI, or HF.
  • the chamber may be heated to an extent that separate heating of the exhaust conduit is not needed, especially if the exhaust conduit is insulated. Alternately, chamber temperature may be kept below about 400°C, if desired, and the exhaust conduit 240 heated to prevent condensation.
  • FIG. 3 is a flow diagram summarizing a method 300 according to another embodiment.
  • a substrate having semiconductive regions and dielectric regions is disposed in a processing chamber.
  • the substrate may have areas of silicon, germanium, mixtures and/or combinations of silicon and germanium, group IIIA/ semiconductor materials, and/or group IIA/I semiconductor materials.
  • the substrate may also have regions of oxide, nitride, and carbide dielectric materials, such as metal oxides, metal nitrides, silicon oxides, silicon nitrides, silicon oxynitrides, silicon carbides, silicon oxycarbides, low k dielectric materials, high k dielectric materials, and the like.
  • An exemplary substrate may have a silicon nitride layer surface and a silicon or germanium surface. The silicon or germanium surface may be exposed through an opening in the silicon nitride layer in some cases.
  • a gas mixture comprising a germanium precursor, a metal halide, and a group IV halide.
  • the various exemplars of these categories described above may be used to form the gas mixture at 304.
  • the gas mixture may also include an inert gas, such as helium, argon, or nitrogen, a halogen gas, such as chlorine gas or bromine gas, and a hydrogen halide gas such as HCI and/or HBr.
  • the gas mixture is flowed into the chamber for application to the substrate.
  • Pressure in the processing chamber is maintained between about 5 Torr and about 800 Torr, such as between about 20 Torr and about 120 Torr, for example about 80 Torr.
  • Temperature is between about 150°C and about 500°C, such as between about 200°C and about 400°C, for example about 300°C.
  • a semiconductor-metal alloy layer is selectively formed on the semiconductive regions of the substrate.
  • the selectivity may be very high, resulting in essentially no deposition on the dielectric regions while forming the alloy layer on the semiconductive regions. It should, of course, be noted that the selectivity of the processes described herein may be controlled by adjusting the ratio of group IV halide to germanium precursor to yield a desired selectivity.
  • Figure 4 is a flow diagram summarizing a method 400 according to another embodiment.
  • the method 400 of Figure 4 is another method of forming a semiconductor metal alloy on a substrate having semiconductive and dielectric features wherein the alloy is formed selectively on the semiconductive features using any of the materials described herein.
  • a substrate having semiconductive and dielectric features according to any of the materials described elsewhere herein is positioned in a processing chamber.
  • a group IV halide is provided to the chamber containing the substrate.
  • the group IV halide is provided continuously and acts as a control agent for a deposition process or a layer growth process.
  • the group IV halide may be any of the compounds, or a mixture of any of the compounds, described above.
  • a germanium precursor and a metal halide are alternately provided to the chamber to form a semiconductor metal alloy on the substrate in a cyclical process, which may be a pulsed CVD or ALD process.
  • Each precursor is provided to the process chamber for a short duration to allow a layer to form from the precursor on the substrate Temperatures, pressures, and flow rates may be as described elsewhere herein.
  • the germanium precursor may be provided to the chamber for a duration of about 1 sec to about 30 sec, for example 3 sec, and then flow of the germanium precursor may be stopped for a duration of 1 -5 sec to purge the germanium precursor from the chamber.
  • the metal halide may be provided to the chamber for a duration of about 1 sec to about 30 sec, for example 3 sec, and then flow of the metal halide may be stopped for 1 -5 sec to purge the metal halide from the chamber.
  • a semiconductor metal alloy material is selectively formed on the semiconductive features of the substrate.
  • the material is formed by successive cycles of providing the germanium precursor and the metal halide precursor to the chamber while the group IV halide flows continuously.
  • flow rates of the germanium precursor and the metal halide precursor relative to the group IV halide may be adjusted to control growth rate and selectivity of the semiconductor metal alloy.
  • 15 seem of digermane, 1 seem of tin (IV) chloride, and 500 seem of dichlorosilane are flowed into a chamber having a substrate with a germanium surface and a silicon nitride layer formed over a portion of the germanium surface.
  • the chamber is maintained at 80 Torr and 300 °C for about 2 minutes.
  • a layer of semiconductor-metal alloy was observed to form on the germanium surface to a thickness of about 175 A. Essentially no deposition on the silicon nitride region was observed.
  • Alternate embodiments of forming a semiconductive semiconductor-metal alloy layer may include cyclical processes of forming a substantially pure epitaxial germanium layer and then forming a metal-doped epitaxial germanium layer, the pure and doped layers formed by starting and stopping flow of the metal precursor while maintaining flow of the germanium precursor, generally according to recipes described above.
  • a layer having graded stress may be formed by establishing flow of the germanium precursor for a period of time to form an epitaxial initial layer of substantially pure germanium, starting flow of the metal precursor at an initial flow rate, and then increasing the flow rate of the metal precursor to a final flow rate according to any desired pattern, linear or non-linear.
  • Such a graded stress layer may adhere to underlying layers more strongly while providing increased electron mobility.
  • the deposition control agents described herein can also be used to increase the growth rate and metal concentration in the semiconductive semiconductor-metal alloy. Growth rate of the alloy may be controlled by adjusting the flow rate of deposition control agent. Metal concentration in the alloy may also be controlled by adjusting the flow rate of deposition control agent. For example when 500 seem of diehlorosilane is co-flowed with digermane and tin tetrachloride at 80 Torr and 300 °C, a layer is formed at a growth rate of approximately 80 A min and the layer has a tin concentration of about 10%, whereas if no diehlorosilane is used at the same conditions growth rate of the layer is approximately 60 A min and the tin concentration is about 7%. Thus, metal concentration and layer growth rate may be increased by increasing the flow rate of deposition control agent, or decreased by decreasing the flow rate of deposition control agent.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Vapour Deposition (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A method and apparatus for forming semiconductive semiconductor-metal alloy layers is described. A germanium precursor and a metal precursor are provided to a chamber, and an epitaxial layer of germanium-metal alloy, optionally including silicon, is formed on the substrate. The metal precursor is typically a metal halide, which may be provided by evaporating a liquid metal halide, subliming a solid metal halide, or by contacting a pure metal with a halogen gas. A group IV halide deposition control agent is used to provide selective deposition on semiconductive regions of the substrate relative to dielectric regions. The semiconductive semiconductor-metal alloy layers may be doped, for example with boron, phosphorus, and/or arsenic. The precursors may be provided through a showerhead or through a side entry point, and an exhaust system coupled to the chamber may be separately heated to manage condensation of exhaust components.

Description

METHOD AND APPARATUS FOR GERMANIUM TIN ALLOY FORMATION BY
THERMAL CVD
BACKGROUND OF THE INVENTION
Field of the Invention
[0001] Technology described herein relates to manufacture of semiconductor devices. More specifically, methods are described of forming group IV semiconductive semiconductor-metal alloy layers in both field effect transistors and photonic devices such as lasers.
Description of the Related Art
[0002] Germanium was one of the first materials used for semiconductor applications such as CMOS transistors. Due to vast abundance of silicon compared to germanium, however, silicon has been the overwhelming semiconductor material of choice for CMOS manufacture. As device geometries decline according to Moore's Law, the size of transistor components poses challenges to engineers working to make devices that are smaller, faster, use less power, and generate less heat. For example, as the size of a transistor declines, the channel region of the transistor becomes smaller, and the electronic properties of the channel become less viable, with more resistivity and higher threshold voltages. Carrier mobility is increased in the silicon channel area by using silicon-germanium stressors embedded in the source/drain areas, as some manufacturers have done for the 45 nm node.
[0003] A popular stressor layer is an alloy of germanium, or other semiconductors, and a metal, the most popular example being a germanium-tin alloy. Such alloys are commonly deposited on substrates with semiconductor materials and dielectric materials. Because the stressor layer is used to create stress in an adjacent semiconductor layer, it is usually desired that the germanium- tin alloy deposit on the semiconductor and not on a dielectric material.
[0004] Strained or unstrained germanium-tin alloys can also be used in other parts of CMOS devices, such as the channel and contact, by forming a germanium- tin alloy layer on a semiconductor material. An unstrained germanium-tin alloy may have a higher carrier mobility than pure germanium if the tin concentration is high enough to yield direct bandgap. Direct bandgap germanium-tin alloys may also be used in photonic devices such as lasers.
[0005] Thus, there is a continuing need for methods and apparatus for selectively forming metal-semiconductor alloy layers on a substrate.
SUMMARY OF THE INVENTION
[0006] Method and apparatus for forming group IV semiconductive semiconductor-alloy layers on a semiconductor substrate are provided. A group IV semiconductive semiconductor-alloy layer may be formed on a substrate by positioning the substrate in a processing chamber, flowing a germanium precursor into the processing chamber, flowing a metal halide into the processing chamber, and growing the alloy layer epitaxially on the substrate. A group IV halide deposition control agent enhances selective deposition on semiconductive regions of the substrate. The germanium precursor may be a hydride, such as digermane, and the metal precursor may be a metal halide. Carrier gases such as hydrogen, argon, helium, and nitrogen may be used as components of the gas mixture. Halogen gases and hydrogen halide gases may also be used. The deposition process may be a CVD process, which may be a cyclical process. An ALD process may also be used.
BRIEF DESCRIPTION OF THE DRAWINGS
[0007] So that the manner in which the above-recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
[0008] Figure 1 is a flow diagram summarizing a method according to one embodiment. [0009] Figure 2 is a schematic diagram of an apparatus according to another embodiment.
[0010] Figure 3 is a flow diagram summarizing a method according to another embodiment.
[0011] Figure 4 is a flow diagram summarizing a method according to another embodiment.
[0012] To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation.
DETAILED DESCRIPTION
[0013] Figure 1 is a flow diagram summarizing a method 100 according to one embodiment. A semiconductor substrate is positioned in a processing chamber at 102. The semiconductor substrate may be any semiconductive material on which a group IV semiconductive semiconductor-alloy layer is to be formed. A silicon substrate on which a transistor structure is to be formed may be used in one example. The substrate may have any known semiconductive materials, such as silicon, germanium, carbon, group IMA/ semiconductor materials, group ll/VI semiconductor materials, and combinations or mixtures thereof. For example, the substrate may have silicon areas and germanium areas. The substrate may also have areas that are a mixture of silicon and germanium.
[0014] The semiconductor substrate may also have dielectric areas formed on a surface thereof. For example, a silicon substrate may have transistor gate structures and dielectric spacers formed adjacent to semiconductive source/drain regions, which may be regions of doped silicon or regions on which source/drain materials are to be formed. Thus, the source/drain regions may comprise the stressor layers described herein in addition to, or instead of, doped silicon layers. The dielectric areas may be oxides, nitrides, carbides, oxynitrides, oxycarbides, or combinations thereof. Metal oxides, metal nitrides, group IV oxides, group IV nitrides, group IV carbides, group IV oxynitrides, group IV, oxycarbides, low K dielectrics, high K dielectrics, glasses, ceramics, and combinations or mixtures thereof may be present in the substrate to be treated according to the method 100 of Figure 1 .
[0015] The group IV semiconductive semiconductor-alloy layers described herein typically comprise metal atoms disposed in a germanium matrix, GexMy, or metal atoms disposed in a silicon-germanium matrix, SixGeyMz. In the silicon-germanium embodiments, if x, y, and z are normalized to sum to unity, x may be as high as 0.3. Said another way, the semiconductor-alloy layers described herein may be a germanium metal matrix having up to about 30 atomic percent silicon. Large metal atoms, for example group IV metals larger than germanium, such as tin and lead, are useful for adding compressive stress to a germanium or silicon-germanium matrix. A germanium crystal usually has a cubic structure with unit cell dimension about 566 pm. Each germanium atom has a radius of about 125 pm, while tin atoms have radius of about 145 pm, and lead has radius of between 155 and 180 pm. In an exemplary germanium matrix, adding the larger metal atoms to a germanium crystal matrix results in a larger lattice size that exerts a uniaxial compressive stress to lateral germanium atoms and/or biaxial tensile strain to overlying germanium atoms. Such strain alters the bandgap of the germanium, in certain cases resulting in higher carrier mobility compared to unstrained germanium.
[0016] In one aspect, the silicon substrate may have a germanium channel layer adjacent to the stressor layer as part of a transistor gate structure. The GexMy or SixGeyMz stressor in this case applies a uniaxial stress onto the neighboring germanium layer. In another aspect, the germanium channel layer is deposited over the stressor layer, so that a biaxial tensile strain is applied to the germanium channel layer.
[0017] The group IV semiconductive semiconductor-metal alloy layers described herein can perform various functions in a CMOS transistor, such as stressor, channel, and/or contact. The alloy of germanium-tin by itself has a higher carrier mobility than germanium alone when the tin concentration is high enough to yield direct bandgap. For the same reason germanium-tin alloys can be used in photonic devices such as lasers. In applications such as the channel of a transistor, indirect bandgap is useful. Indirect bandgap may be maintained in a germanium-metal alloy by limiting the concentration of metal in the germanium matrix. Semiconductor- metal alloys may include germanium and silicon in some cases.
[0018] A germanium precursor is provided to the processing chamber containing the semiconductor substrate at 104. The germanium precursor is typically a germanium hydride, such as germane (GeH ), digermane (Ge2H6), or higher hydrides (GexH2x+2), or a combination thereof. The germanium precursor may be mixed with a carrier gas, which may be a non-reactive gas such as nitrogen gas, hydrogen gas, or a noble gas such as helium or argon, or a combination thereof. The ratio of germanium precursor volumetric flow rate to carrier gas flow rate may be used to control gas flow velocity through the chamber. The ratio may be any proportion from about 1 % to about 99%, depending on the flow velocity desired. In some embodiments, a relatively high velocity may improve uniformity of the formed layer. In a 300 mm single-wafer embodiment, the flow rate of germanium precursor may be between about 0.01 sLm and about 2.0 sLm. For a chamber having a volume of about 50 L, at the above flow rates for germanium precursor, carrier gas flow rate between about 5 sLm and about 40 sLm provides a uniform layer thickness.
[0019] A metal halide is provided to the processing chamber at 106 to react with the germanium precursor and deposit a layer of metal doped germanium or germanium-metal alloy. The metal halide may be a tin or lead halide gas, for example SnCI4, SnC^, PbCI4, or PbC^ or an organometallic chloride having the formula RxMCIy, where R is methyl or t-butyl, x is 1 or 2, M is Sn or Pb, and y is 2 or 3, such that the formed layer is composed primarily of group IV elements.
[0020] The metal halide is provided to the processing chamber at a flow rate between about 0.1 seem and about 100 seem, such as between about 5 seem and about 20 seem, for example about 10 seem. The metal halide may also be mixed with a carrier gas to achieve a desired space velocity and/or mixing performance in the processing chamber. The metal halide may be sourced from a liquid or solid source of metal halide crystals evaporated or sublimed into a flowing carrier gas stream such as N2, H2, Ar, or He, or the metal halide may be generated by passing a halogen gas, optionally with one of the above carrier gases, over a solid metal in a contacting chamber to perform the reaction M + 2CI2→ MCI4, where M is Sn or Pb. The contacting chamber may be adjacent to the processing chamber, coupled thereto by a conduit which is preferably short to reduce the possibility of metal halide particles depositing in the conduit.
[0021] At 108, a deposition control agent is provided to the processing chamber to control deposition on the surface of the substrate. The deposition control agent allows selective deposition on the semiconductive areas of the substrate at satisfactory deposition rates, while controlling deposition on dielectric areas, in some cases effectively preventing deposition on the dielectric areas. It is believed that the deposition control agent inhibits deposition on the dielectric regions of the substrate. Thus, the deposition control agent is a selectivity control agent because selectivity may be controlled by adjusting the amount of the selectivity control agent relative to the reactive species in the reaction mixture.
[0022] The deposition control agent is typically a halogen containing species, such as a group IV halide, for example dichlorosilane. Useful deposition control agents are typically fluorine containing agents, chlorine containing agents, or bromine containing agents, or mixtures thereof. Some may be fluorides, chlorides, and/or bromides, and some may be compounds containing more than one halogen species. The group IV components are usually silicon, germanium, carbon, or combinations thereof. Molecules including silicon and germanium, silicon and carbon, carbon and germanium, or silicon carbon and germanium may be used as deposition control agents. Organic chlorosilanes or organic chlorogermanes may be used, for example, along with their bromo- homologues. Exemplary deposition control agents include, but are not limited to, silicon tetrachloride, silicon tetrabromide, germanium tetrachloride, germanium tetrabromide, carbon tetrachloride, carbon tetrabromide, trichlorosilane, trichlorogermane, dichlorosilane, dichlorogermane, monochlorosilane, monochlorogermane, alkyl halosilanes having the formula RxSiX4-x, wherein x is 0 to 4, R is any alkyl or alkylene group, and X is CI or Br, and alkyl halogermanes having the formula RxGeX4-x, wherein x is 0 to 4, R is any alkyl or alkylene group, and X is CI or Br. Combination agents such as agents having the formula
Figure imgf000009_0001
may also be used.
[0023] Usable alkyl halosilanes include chloromethylsilane, dichloromethylsilane, trichloromethylsilane, dichlorodimethylsilane, chlorodimethylsilane, chlorotrimethylsilane, bromomethylsilane, dibromomethylsilane, tribromomethylsilane, dibromodimethylsilane, bromodimethylsilane, bromotrimethylsilane, chloroethylsilane, dichloroethylsilane, trichloroethylsilane, dichlorodiethylsilane, chlorodiethylsilane, chlorotriethylsilane, bromoethylsilane, dibromoethylsilane, tribromoethylsilane, dibromodiethylsilane, bromodiethylsilane, bromotriethylsilane, chloromethylethylsilane, chlorodimethylethylsilane, chloromethyldiethylsilane, bromomethylethylsilane, bromodimethylethylsilane, bromomethyldiethylsilane chloromethylgermane, dichloromethylgermane, trichloromethylgermane, dichlorodimethylgermane, chlorodimethylgermane, chlorotrimethylgermane, bromomethylgermane, dibromomethylgermane, tribromomethylgermane, dibromodimethylgermane, bromodimethylgermane, bromotrimethylgermane, chloroethylgermane, dichloroethylgermane, trichloroethylgermane, dichlorodiethylgermane, chlorodiethylgermane, chlorotriethylgermane, bromoethylgermane, dibromoethylgermane, tribromoethylgermane, dibromodiethylgermane, bromodiethylgermane, bromotriethylgermane chloromethylethylgermane, chlorodimethylethylgermane, chloromethyldiethylgermane, bromomethylethylgermane, bromodimethylethylgermane, bromomethyldiethylsilane, fluoromethylsilane, difluoromethylsilane, trifluoromethylsilane, difluorodimethylsilane, fluorodimethylsilane, fluorotrimethylsilane, fluoromethylsilane, difluoromethylsilane, trifluoromethylsilane, difluorodimethylsilane, fluorodimethylsilane, fluorotrimethylsilane, fluoromethylethylsilane, fluorodimethylethylsilane, fluoromethyldiethylsilane, fluoromethylgermane, difluoromethylgermane, trifluoromethylgermane, difluorodimethylgermane, fluorodimethylgermane, fluorotrimethylgermane, fluoroethylgermane, difluoroethylgermane, trifluoroethylgermane, difluorodiethylgermane, fluorodiethylgermane, fluorotriethylgermane, fluoromethylethylgermane, fluorodimethylethylgermane, and fluoromethyldiethylgermane. It should be noted that compounds described above having more than one halogen, such as the di-halo, tri-halo, and tetra-halo compounds, may have mixed halogens. So, for example, a compound such as chlorobromosilane or fluorochlorosilane, or similar permutations of other compounds listed above, may be used. As those of skill in the art will appreciate from the foregoing non-exhaustive list, other variants of alkyl halosilanes and alkyl halogermanes are contemplated for use in practicing the methods described herein. Organic chlorides such as chloromethane, dichloromethane, and the like permuted similar to the list above, are also contemplated for use.
[0024] The deposition control agent may be provided at a flow rate between about 10 seem and about 1000 seem, such as between about 100 seem and about 500 seem, for example about 200 seem. Layer growth selectivity and deposition rate may be controlled by adjusting a volumetric ratio of deposition control agent to germanium precursor. A higher ratio increases deposition rate overall and improves selectivity. The volumetric flow ratio of deposition control agent to germanium precursor ranges between about 1 and about 100 for most embodiments, such as between about 10 and about 60, for example about 30. At the upper end of the range the deposition rate is about 200 A min, while at the low end of the range the deposition rate is about 50A min. However, at the upper end of the range, film growth on dielectric regions of the substrate is not observed, while at the lower end of the range, the deposition rate on the semiconductive regions is 1 -2 times the deposition rate on the dielectric regions.
[0025] The metal halide and the germanium precursor may be provided to the processing chamber through different pathways. The germanium precursor may be provided through a first pathway and the metal halide provided through a second pathway. The first and second pathways are generally different and kept separate up to the point of entry into the processing chamber. In one embodiment, both streams enter through a side wall of the chamber proximate an edge of the substrate support, travel across the substrate support from one side to an opposite side thereof and into an exhaust system. The substrate support may rotate during formation of the semiconductor-metal alloy layer to improve uniformity. The first pathway generally communicates with a first entry point into the processing chamber, which may comprise one or more openings in a wall of the chamber or a gas distributor, such as a showerhead, coupled to a wall of the chamber. The one or more openings may be proximate an edge of the substrate support, as described above, or may be portals in a dual or multi path gas distributor. The second pathway likewise communicates with a second entry point similar to the first entry point. The first and second entry points are disposed such that the two streams mix and provide a deposition or layer growth mixture in a region above the substrate support. Use of a gas distributor may reduce or eliminate the need to rotate the substrate during processing in some embodiments.
[0026] The metal halide and the germanium precursor may also be mixed together outside the processing chamber and provided to the processing chamber through a single pathway. The deposition control agent may also be mixed together with the other precursors outside the processing chamber or provided to the processing chamber through a separate pathway.
[0027] Epitaxial growth of the semiconductor-metal alloy layer yields high structural quality. Pressure in the processing chamber is maintained between about 5 Torr and about 800 Torr, such as between about 20 Torr and about 120 Torr, for example about 80 Torr. Temperature is between about 150°C and about 500°C, such as between about 200°C and about 400°C, for example about 300°C. Temperatures are kept below a decomposition temperature of the metal halide precursor, generally about 600°C or lower. Pressures may be below about 5 Torr in some embodiments, but reduced pressure also reduces deposition rate. Deposition rate at these conditions is between about 50 A/min and about 500 A min.
[0028] A germanium metal alloy layer may include silicon, if a silicon containing deposition control agent is used. Similar reactions occur with the organometallic chlorides described above. Higher order germanes, such as digermane, yield a mix of chlorogermane intermediates, which similarly resolve into germanium deposits. Hydrogen, argon, helium, or nitrogen gas, or a mixture thereof, may be provided to the chamber to facilitate the deposition reactions. A flowrate of hydrogen gas between about 5 sLm and about 40 sLm may be included with any or all of the precursors to provide an ambient hydrogen concentration. [0029] The layer is typically deposited to a thickness between about 100 A and about 800 A. Concentration of tin atoms in a matrix may be between about 1 % and about 12%, such as between about 3% and about 9%, for example about 6%, according to the method 100. If lead is used, concentration of lead atoms in the matrix may be between about 0.2% and about 5%, such as between about 1 % and about 3%, for example about 2%. A mixture of lead and tin may be used, if desired. Lead may achieve higher bandgap reduction at lower doses than tin, and using a mixture of lead and tin may be advantageous in some embodiments for delivering processability (i.e. tin halides are more stable than lead halides at elevated temperatures) with some enhancement of bandgap reduction.
[0030] The amount of compressive stress introduced by the semiconductor-metal alloy layer may be controlled at low metal concentrations by varying the concentration of metal incorporated in the matrix. The metal concentration may be controlled by adjusting a ratio of metal precursor to germanium precursor in the reaction mixture. For most embodiments, the ratio of volumetric flow rates of metal precursor to germanium precursor provided to the processing chamber will be between about 1 % and about 40%, such as between about 4% and about 12%, for example about 8%. An atomic ratio of germanium to metal in the precursor gas mixture may be greater than 2:1 , for example greater than 10:1 .
[0031] The layers described herein may be formed using CVD methods that may be cyclic. Such methods may also be described as ALD methods. The germanium precursor may be provided to the processing chamber for a first duration, then stopped. Then the metal precursor may be provided to the processing chamber for a second duration, then stopped. This process may be repeated any number of times to achieve a desired layer thickness. The deposition control agent is usually provided continuously as the germanium and metal precursors are cyclically provided, but in other embodiments the germanium and metal precursors may be continuously or cyclically provided while the deposition control agent is intermittently provided at selected times. Carrier gases may also flow continuously with the deposition control agent and/or cyclically with the precursors. [0032] The semiconductive semiconductor-metal alloy materials described herein may be doped, if desired, by including an appropriate dopant precursor in the gas mixture. Dopant sources such as borane, diborane, phosphine, and arsine are well known in the art and may be used as dopant precursors for doping a semiconductive semiconductor-metal alloy layer as described herein.
[0033] Figure 2 is a schematic diagram of an apparatus 200 according to another embodiment. The apparatus 200 is useable for practicing the methods described herein for forming semiconductive semiconductor-metal alloy layers. A processing chamber 202 has a substrate support 208, which may be a rotating substrate support, disposed in an interior thereof. A heat source 206 is disposed facing one side of the substrate support 208. Alternately, a heat source may be embedded in the substrate support 208. The processing chamber 202 may have a showerhead 204 for gas entry into the chamber. Alternately, gas may be provided to the processing chamber through a side entry 220 coupled to a side wall 360 of the chamber 202.
[0034] A chamber with a heated substrate support as described in commonly assigned U.S. Patent 7,172,792, entitled "Method for forming a high quality low temperature silicon nitride film", issued February 6, 2007, may be adapted to build the apparatus described herein and to practice the methods described herein. A chamber with a lamp heating module as described in commonly assigned U.S. Patent Publication 2008/0072820, entitled "Modular CVD Epi 300 mm Reactor", published March 27, 2008, may also be adapted to build the apparatus described herein and to practice the methods described herein. An Epi™ 300 mm reactor or a 300 mm xGen™ chamber, both available from Applied Materials, Inc., of Santa Clara, California, may be adapted to make and use embodiments described herein, optionally with a CENTURA® platform, also available from Applied Materials, Inc. Other chambers from other manufacturers may also be used to practice the methods described herein.
[0035] A feed system 228, including a chemical delivery system 210 and a metal precursor contact chamber 212, is coupled to the chamber 202 through a variety of conduits. A first conduit 222 and a second conduit 224 may couple the feed system 228 to the optional showerhead 204. For performing the methods described herein, the showerhead 204 may be a dual-pathway showerhead to prevent mixing of the precursors prior to entry into the chamber 202. An exemplary dual-pathway showerhead is described in commonly assigned U.S. Patent 6,983,892, entitled "Gas distribution showerhead for semiconductor processing", issued January 10, 2006.
[0036] Alternately, or additionally, cross-flow gas injection may be practiced by providing first and second cross-flow gas conduits 216 and 218 to the side entry point 220. An example of a cross-flow injection configuration is described in US Patent 6,500,734. The apparatus 200 may contain both a showerhead configuration and a cross-flow injection configuration, or only one or the other configuration.
[0037] The chemical delivery system 210 delivers germanium precursors, optionally with carrier gases such as nitrogen and/or hydrogen, to the chamber 202. The chemical delivery system 210 may also delivery deposition or selectivity control species to the chamber 202. The chemical delivery system 210 may include liquid or gaseous sources and controls (not shown), which may be configured in a gas panel.
[0038] The contact chamber 212 may be coupled to either the side entry point 220 or the showerhead 204 by a conduit 214 disposed to carry a metal precursor to the chamber 202. Conduits 214, 216, and 222 may be heated to a temperature between about 50°C and about 200°C to control or prevent condensation of metal halide species therein. The contact chamber 212 typically contains a bed of solid metal or metal halide crystals, or a bed of liquid metal halide such as tin tetrachloride. The metal halide may be evaporated or sublimed into a carrier gas provided through one or both of the gas feed conduits 262 and 264. The solid metal may be contacted with a halogen gas source provided through one or both of the gas feed conduits 262 and 264. In one embodiment, a halogen gas source is provided through a first gas feed conduit 262 while a carrier gas is provided through a second gas feed conduit 264. The gases, either for carrying vapor or reacting, may be flowed through a powdered metal or metal halide fluidized bed to enhance contacting. A mesh strainer or filter may be used to prevent entrainment of particles into the chamber 202. Alternately, the gases may flow across a fixed solid metal or metal halide bed.
[0039] An exhaust system 230 is coupled to the chamber 202. The exhaust system 230 may be coupled to the chamber at any convenient location, which may depend on the location of the gas entry into the chamber. For gas entry through the showerhead 204, the exhaust system may be coupled to a bottom wall of the chamber, around the heat source 206, for example, by one or more portals or through an annular opening. An annular manifold may be disposed near an edge of the substrate support and coupled to the exhaust system 230 in some embodiments. For cross-flow embodiments, the exhaust system 230 may be coupled to a side wall of the chamber opposite the side entry point 220.
[0040] An exhaust conduit 240 couples an exhaust cap 232 to a vacuum pump 252 through a throttle valve 266. A jacket 268 encompasses the exhaust conduit 240 and throttle valve 266 from the exhaust cap 232 to an inlet 250 of the vacuum pump 252. The jacket 268 enables thermal control of the exhaust conduit 240 to prevent condensation of exhaust species in the line. Any heating medium, such as steam, or hot air, water, or other hot fluid, may be used to maintain the exhaust conduit at a temperature above a dew point of the exhaust gas. Alternately, the jacket may include resistive heating elements (i.e. an electric blanket). A condensation trap 236 may be coupled to the exhaust conduit 240 by a valve 238, if desired, to further enhance trapping of any condensates in the exhaust system 230. The vacuum pump 252 pays off to an abatement system 256 through an abatement conduit 254, which is typically not heated or jacketed, and cleaned gas exhausted at 258. To further reduce wetting or nucleation in the exhaust conduit 240, the exhaust conduit 240 may be coated with quartz or with an inert polymer material.
[0041] Plasma or ultraviolet activated cleaning agents may be coupled into the exhaust system 230 by active source 234, which may be coupled to a microwave or RF chamber for generating active cleaning species. A cleaning gas line 226 may provide cleaning gases from the chemical delivery system 210 to the exhaust conduit 240, proceeding through the active source 234, if desired. Use of active species for cleaning allows cleaning to proceed at reduced temperatures. [0042] A method for cleaning a chamber used to perform the methods described herein, such as the chamber 202, or any chamber used to perform the methods 100 and 200, includes providing a halogen gas to the chamber, converting residues to volatile halides. Temperature of the chamber is typically maintained below about 600°C during cleaning, and metal deposits are converted to MCIX, typically SnClx or PbClx. The halogen gas may be chlorine gas, fluorine gas, HBr, HCI, or HF. The chamber may be heated to an extent that separate heating of the exhaust conduit is not needed, especially if the exhaust conduit is insulated. Alternately, chamber temperature may be kept below about 400°C, if desired, and the exhaust conduit 240 heated to prevent condensation.
[0043] Figure 3 is a flow diagram summarizing a method 300 according to another embodiment. At 302, a substrate having semiconductive regions and dielectric regions is disposed in a processing chamber. As described above in connection with Figure 1 , the substrate may have areas of silicon, germanium, mixtures and/or combinations of silicon and germanium, group IIIA/ semiconductor materials, and/or group IIA/I semiconductor materials. The substrate may also have regions of oxide, nitride, and carbide dielectric materials, such as metal oxides, metal nitrides, silicon oxides, silicon nitrides, silicon oxynitrides, silicon carbides, silicon oxycarbides, low k dielectric materials, high k dielectric materials, and the like. An exemplary substrate may have a silicon nitride layer surface and a silicon or germanium surface. The silicon or germanium surface may be exposed through an opening in the silicon nitride layer in some cases.
[0044] At 304, a gas mixture is formed comprising a germanium precursor, a metal halide, and a group IV halide. The various exemplars of these categories described above may be used to form the gas mixture at 304. The gas mixture may also include an inert gas, such as helium, argon, or nitrogen, a halogen gas, such as chlorine gas or bromine gas, and a hydrogen halide gas such as HCI and/or HBr.
[0045] At 306, the gas mixture is flowed into the chamber for application to the substrate. Pressure in the processing chamber is maintained between about 5 Torr and about 800 Torr, such as between about 20 Torr and about 120 Torr, for example about 80 Torr. Temperature is between about 150°C and about 500°C, such as between about 200°C and about 400°C, for example about 300°C.
[0046] At 308, a semiconductor-metal alloy layer is selectively formed on the semiconductive regions of the substrate. As described above, depending on the ratio of the group IV halide to the germanium precursor, the selectivity may be very high, resulting in essentially no deposition on the dielectric regions while forming the alloy layer on the semiconductive regions. It should, of course, be noted that the selectivity of the processes described herein may be controlled by adjusting the ratio of group IV halide to germanium precursor to yield a desired selectivity.
[0047] Figure 4 is a flow diagram summarizing a method 400 according to another embodiment. The method 400 of Figure 4 is another method of forming a semiconductor metal alloy on a substrate having semiconductive and dielectric features wherein the alloy is formed selectively on the semiconductive features using any of the materials described herein. At 402, a substrate having semiconductive and dielectric features according to any of the materials described elsewhere herein is positioned in a processing chamber. At 404, a group IV halide is provided to the chamber containing the substrate. The group IV halide is provided continuously and acts as a control agent for a deposition process or a layer growth process. The group IV halide may be any of the compounds, or a mixture of any of the compounds, described above.
[0048] At 406, a germanium precursor and a metal halide are alternately provided to the chamber to form a semiconductor metal alloy on the substrate in a cyclical process, which may be a pulsed CVD or ALD process. Each precursor is provided to the process chamber for a short duration to allow a layer to form from the precursor on the substrate Temperatures, pressures, and flow rates may be as described elsewhere herein. For example, the germanium precursor may be provided to the chamber for a duration of about 1 sec to about 30 sec, for example 3 sec, and then flow of the germanium precursor may be stopped for a duration of 1 -5 sec to purge the germanium precursor from the chamber. Then the metal halide may be provided to the chamber for a duration of about 1 sec to about 30 sec, for example 3 sec, and then flow of the metal halide may be stopped for 1 -5 sec to purge the metal halide from the chamber.
[0049] At 408, a semiconductor metal alloy material is selectively formed on the semiconductive features of the substrate. The material is formed by successive cycles of providing the germanium precursor and the metal halide precursor to the chamber while the group IV halide flows continuously. As with the other methods described herein, flow rates of the germanium precursor and the metal halide precursor relative to the group IV halide may be adjusted to control growth rate and selectivity of the semiconductor metal alloy.
[0050] In one example, 15 seem of digermane, 1 seem of tin (IV) chloride, and 500 seem of dichlorosilane are flowed into a chamber having a substrate with a germanium surface and a silicon nitride layer formed over a portion of the germanium surface. The chamber is maintained at 80 Torr and 300 °C for about 2 minutes. A layer of semiconductor-metal alloy was observed to form on the germanium surface to a thickness of about 175 A. Essentially no deposition on the silicon nitride region was observed.
[0051] Alternate embodiments of forming a semiconductive semiconductor-metal alloy layer may include cyclical processes of forming a substantially pure epitaxial germanium layer and then forming a metal-doped epitaxial germanium layer, the pure and doped layers formed by starting and stopping flow of the metal precursor while maintaining flow of the germanium precursor, generally according to recipes described above. In other embodiments, a layer having graded stress may be formed by establishing flow of the germanium precursor for a period of time to form an epitaxial initial layer of substantially pure germanium, starting flow of the metal precursor at an initial flow rate, and then increasing the flow rate of the metal precursor to a final flow rate according to any desired pattern, linear or non-linear. Such a graded stress layer may adhere to underlying layers more strongly while providing increased electron mobility.
[0052] The deposition control agents described herein can also be used to increase the growth rate and metal concentration in the semiconductive semiconductor-metal alloy. Growth rate of the alloy may be controlled by adjusting the flow rate of deposition control agent. Metal concentration in the alloy may also be controlled by adjusting the flow rate of deposition control agent. For example when 500 seem of diehlorosilane is co-flowed with digermane and tin tetrachloride at 80 Torr and 300 °C, a layer is formed at a growth rate of approximately 80 A min and the layer has a tin concentration of about 10%, whereas if no diehlorosilane is used at the same conditions growth rate of the layer is approximately 60 A min and the tin concentration is about 7%. Thus, metal concentration and layer growth rate may be increased by increasing the flow rate of deposition control agent, or decreased by decreasing the flow rate of deposition control agent.
[0053] While the foregoing is directed to embodiments of the invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof.

Claims

What is claimed is:
1 . A method of forming a group IV semiconductive semiconductor-metal alloy layer on a substrate having semiconductive materials and dielectric materials, comprising:
positioning the substrate in a processing chamber;
forming a gas mixture comprising a germanium precursor, a metal halide, and a group IV halide in a mixing volume;
flowing the gas mixture into the processing chamber; and
selectively forming a germanium metal alloy layer on the semiconductive materials of the substrate.
2. The method of claim 1 , wherein the group IV halide is a fluorine containing compound, a chlorine containing compound, a bromine containing compound, or a mixture thereof.
3. The method of claim 1 , wherein the group IV halide is a chlorosilane.
4. The method of claim 2, wherein the germanium precursor is a germanium hydride gas, the metal halide is a metal chloride, and the gas mixture further comprises a halogen gas or a hydrogen halide.
5. The method of claim 4, wherein the gas mixture further comprises hydrogen gas, nitrogen gas, argon gas, helium gas, or a mixture thereof.
6. The method of claim 1 , wherein selectively forming a germanium metal alloy layer on the semiconductive materials of the substrate comprises maintaining a temperature of the substrate between about 150°C and about 500°C.
7. The method of claim 1 or 6, wherein the gas mixture has a ratio of germanium atoms to metal atoms that is greater than 2:1 .
8. The method of claim 7, wherein the germanium precursor is a germanium hydride and the group IV halide is a fluorine containing compound, a chlorine containing compound, a bromine containing compound, or a mixture thereof.
9. The method of claim 6, wherein the germanium precursor and the metal halide are flowed into the chamber through a showerhead.
10. The method of claim 4, wherein the group IV halide inhibits deposition on the dielectric regions of the substrate.
1 1 . The method of claim 2, wherein the growing the group IV semiconductive semiconductor-metal alloy layer epitaxially on the substrate comprises maintaining the processing chamber at a pressure between about 5 Torr and about 800 Torr and a temperature between about 150°C and about 400°C.
12. A method of forming a layer on a substrate, comprising:
disposing the substrate in a processing chamber;
flowing a group IV halide through the processing chamber;
alternately flowing a germanium hydride and a metal halide through the chamber; and
selectively forming a germanium metal alloy layer on semiconductive regions of the substrate.
13. The method of claim 12, wherein the group IV halide comprises a first element selected from the group consisting of silicon, germanium, and carbon and a second element selected from the group consisting of fluorine, chlorine, or bromine.
14. The method of claim 13, wherein the metal halide is tin (IV) chloride.
15. The method of claim 12, wherein the germanium metal alloy layer is doped with boron, phosphorus, and/or arsenic by providing borane, diborane, phosphine, and/or arsine to the chamber while forming the germanium metal alloy layer.
16. The method of claim 12, further comprising controlling a growth rate or a metal content of the germanium metal alloy layer by adjusting a flow rate of the group IV halide.
PCT/US2013/035169 2012-04-20 2013-04-03 Method and apparatus for germanium tin alloy formation by thermal cvd Ceased WO2013158372A1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201261635978P 2012-04-20 2012-04-20
US61/635,978 2012-04-20
US13/784,109 US20130280891A1 (en) 2012-04-20 2013-03-29 Method and apparatus for germanium tin alloy formation by thermal cvd
US13/784,109 2013-03-29

Publications (1)

Publication Number Publication Date
WO2013158372A1 true WO2013158372A1 (en) 2013-10-24

Family

ID=49380481

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2013/035169 Ceased WO2013158372A1 (en) 2012-04-20 2013-04-03 Method and apparatus for germanium tin alloy formation by thermal cvd

Country Status (3)

Country Link
US (1) US20130280891A1 (en)
TW (1) TWI598458B (en)
WO (1) WO2013158372A1 (en)

Families Citing this family (330)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9394608B2 (en) 2009-04-06 2016-07-19 Asm America, Inc. Semiconductor processing reactor and components thereof
US8802201B2 (en) 2009-08-14 2014-08-12 Asm America, Inc. Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species
US9312155B2 (en) 2011-06-06 2016-04-12 Asm Japan K.K. High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules
US10854498B2 (en) 2011-07-15 2020-12-01 Asm Ip Holding B.V. Wafer-supporting device and method for producing same
US20130023129A1 (en) 2011-07-20 2013-01-24 Asm America, Inc. Pressure transmitter for a semiconductor processing environment
US9017481B1 (en) 2011-10-28 2015-04-28 Asm America, Inc. Process feed management for semiconductor substrate processing
US10714315B2 (en) 2012-10-12 2020-07-14 Asm Ip Holdings B.V. Semiconductor reaction chamber showerhead
US20160376700A1 (en) 2013-02-01 2016-12-29 Asm Ip Holding B.V. System for treatment of deposition reactor
US10683571B2 (en) 2014-02-25 2020-06-16 Asm Ip Holding B.V. Gas supply manifold and method of supplying gases to chamber using same
US10167557B2 (en) 2014-03-18 2019-01-01 Asm Ip Holding B.V. Gas distribution system, reactor including the system, and methods of using the same
US11015245B2 (en) 2014-03-19 2021-05-25 Asm Ip Holding B.V. Gas-phase reactor and system having exhaust plenum and components thereof
DE102014108352A1 (en) * 2014-06-13 2015-12-17 Forschungszentrum Jülich GmbH Method for depositing a crystal layer at low temperatures, in particular a photoluminescent IV-IV layer on an IV substrate, and an optoelectronic component having such a layer
US10858737B2 (en) 2014-07-28 2020-12-08 Asm Ip Holding B.V. Showerhead assembly and components thereof
US9890456B2 (en) 2014-08-21 2018-02-13 Asm Ip Holding B.V. Method and system for in situ formation of gas-phase compounds
US9657845B2 (en) 2014-10-07 2017-05-23 Asm Ip Holding B.V. Variable conductance gas distribution apparatus and method
US10941490B2 (en) 2014-10-07 2021-03-09 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
US10276355B2 (en) 2015-03-12 2019-04-30 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
US10458018B2 (en) 2015-06-26 2019-10-29 Asm Ip Holding B.V. Structures including metal carbide material, devices including the structures, and methods of forming same
US10600673B2 (en) 2015-07-07 2020-03-24 Asm Ip Holding B.V. Magnetic susceptor to baseplate seal
US10211308B2 (en) 2015-10-21 2019-02-19 Asm Ip Holding B.V. NbMC layers
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US10529554B2 (en) 2016-02-19 2020-01-07 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
US10343920B2 (en) 2016-03-18 2019-07-09 Asm Ip Holding B.V. Aligned carbon nanotubes
US9786546B1 (en) 2016-04-06 2017-10-10 International Business Machines Corporation Bulk to silicon on insulator device
US10865475B2 (en) 2016-04-21 2020-12-15 Asm Ip Holding B.V. Deposition of metal borides and silicides
US10190213B2 (en) 2016-04-21 2019-01-29 Asm Ip Holding B.V. Deposition of metal borides
US10032628B2 (en) 2016-05-02 2018-07-24 Asm Ip Holding B.V. Source/drain performance through conformal solid state doping
US10367080B2 (en) 2016-05-02 2019-07-30 Asm Ip Holding B.V. Method of forming a germanium oxynitride film
US11453943B2 (en) 2016-05-25 2022-09-27 Asm Ip Holding B.V. Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor
US10612137B2 (en) 2016-07-08 2020-04-07 Asm Ip Holdings B.V. Organic reactants for atomic layer deposition
US9859151B1 (en) 2016-07-08 2018-01-02 Asm Ip Holding B.V. Selective film deposition method to form air gaps
US10714385B2 (en) 2016-07-19 2020-07-14 Asm Ip Holding B.V. Selective deposition of tungsten
US9812320B1 (en) 2016-07-28 2017-11-07 Asm Ip Holding B.V. Method and apparatus for filling a gap
KR102532607B1 (en) 2016-07-28 2023-05-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method of operating the same
US9887082B1 (en) 2016-07-28 2018-02-06 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10643826B2 (en) 2016-10-26 2020-05-05 Asm Ip Holdings B.V. Methods for thermally calibrating reaction chambers
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US10643904B2 (en) 2016-11-01 2020-05-05 Asm Ip Holdings B.V. Methods for forming a semiconductor device and related semiconductor device structures
US10229833B2 (en) 2016-11-01 2019-03-12 Asm Ip Holding B.V. Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10714350B2 (en) 2016-11-01 2020-07-14 ASM IP Holdings, B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10134757B2 (en) 2016-11-07 2018-11-20 Asm Ip Holding B.V. Method of processing a substrate and a device manufactured by using the method
KR102546317B1 (en) 2016-11-15 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Gas supply unit and substrate processing apparatus including the same
KR102762543B1 (en) 2016-12-14 2025-02-05 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
KR102700194B1 (en) 2016-12-19 2024-08-28 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10269558B2 (en) 2016-12-22 2019-04-23 Asm Ip Holding B.V. Method of forming a structure on a substrate
US10867788B2 (en) 2016-12-28 2020-12-15 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
US10655221B2 (en) 2017-02-09 2020-05-19 Asm Ip Holding B.V. Method for depositing oxide film by thermal ALD and PEALD
US10468261B2 (en) 2017-02-15 2019-11-05 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US10529563B2 (en) * 2017-03-29 2020-01-07 Asm Ip Holdings B.V. Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
USD876504S1 (en) 2017-04-03 2020-02-25 Asm Ip Holding B.V. Exhaust flow control ring for semiconductor deposition apparatus
KR102457289B1 (en) 2017-04-25 2022-10-21 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10892156B2 (en) 2017-05-08 2021-01-12 Asm Ip Holding B.V. Methods for forming a silicon nitride film on a substrate and related semiconductor device structures
US10770286B2 (en) 2017-05-08 2020-09-08 Asm Ip Holdings B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US12040200B2 (en) 2017-06-20 2024-07-16 Asm Ip Holding B.V. Semiconductor processing apparatus and methods for calibrating a semiconductor processing apparatus
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US10685834B2 (en) 2017-07-05 2020-06-16 Asm Ip Holdings B.V. Methods for forming a silicon germanium tin layer and related semiconductor device structures
KR20190009245A (en) 2017-07-18 2019-01-28 에이에스엠 아이피 홀딩 비.브이. Methods for forming a semiconductor device structure and related semiconductor device structures
US11018002B2 (en) 2017-07-19 2021-05-25 Asm Ip Holding B.V. Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US11374112B2 (en) 2017-07-19 2022-06-28 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US10541333B2 (en) 2017-07-19 2020-01-21 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US10590535B2 (en) 2017-07-26 2020-03-17 Asm Ip Holdings B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
TWI815813B (en) 2017-08-04 2023-09-21 荷蘭商Asm智慧財產控股公司 Showerhead assembly for distributing a gas within a reaction chamber
US10692741B2 (en) 2017-08-08 2020-06-23 Asm Ip Holdings B.V. Radiation shield
US10770336B2 (en) 2017-08-08 2020-09-08 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US10249524B2 (en) 2017-08-09 2019-04-02 Asm Ip Holding B.V. Cassette holder assembly for a substrate cassette and holding member for use in such assembly
US11139191B2 (en) 2017-08-09 2021-10-05 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
USD900036S1 (en) 2017-08-24 2020-10-27 Asm Ip Holding B.V. Heater electrical connector and adapter
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
US11056344B2 (en) 2017-08-30 2021-07-06 Asm Ip Holding B.V. Layer forming method
KR102491945B1 (en) 2017-08-30 2023-01-26 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
KR102401446B1 (en) 2017-08-31 2022-05-24 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR102630301B1 (en) 2017-09-21 2024-01-29 에이에스엠 아이피 홀딩 비.브이. Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same
US10844484B2 (en) 2017-09-22 2020-11-24 Asm Ip Holding B.V. Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US10658205B2 (en) 2017-09-28 2020-05-19 Asm Ip Holdings B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US10403504B2 (en) 2017-10-05 2019-09-03 Asm Ip Holding B.V. Method for selectively depositing a metallic film on a substrate
US10319588B2 (en) 2017-10-10 2019-06-11 Asm Ip Holding B.V. Method for depositing a metal chalcogenide on a substrate by cyclical deposition
US10923344B2 (en) 2017-10-30 2021-02-16 Asm Ip Holding B.V. Methods for forming a semiconductor structure and related semiconductor structures
KR102443047B1 (en) 2017-11-16 2022-09-14 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus method and apparatus manufactured thereby
US10910262B2 (en) 2017-11-16 2021-02-02 Asm Ip Holding B.V. Method of selectively depositing a capping layer structure on a semiconductor device structure
US11022879B2 (en) 2017-11-24 2021-06-01 Asm Ip Holding B.V. Method of forming an enhanced unexposed photoresist layer
JP7214724B2 (en) 2017-11-27 2023-01-30 エーエスエム アイピー ホールディング ビー.ブイ. Storage device for storing wafer cassettes used in batch furnaces
TWI791689B (en) 2017-11-27 2023-02-11 荷蘭商Asm智慧財產控股私人有限公司 Apparatus including a clean mini environment
US10872771B2 (en) 2018-01-16 2020-12-22 Asm Ip Holding B. V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
TWI799494B (en) 2018-01-19 2023-04-21 荷蘭商Asm 智慧財產控股公司 Deposition method
KR102695659B1 (en) 2018-01-19 2024-08-14 에이에스엠 아이피 홀딩 비.브이. Method for depositing a gap filling layer by plasma assisted deposition
USD903477S1 (en) 2018-01-24 2020-12-01 Asm Ip Holdings B.V. Metal clamp
US11018047B2 (en) 2018-01-25 2021-05-25 Asm Ip Holding B.V. Hybrid lift pin
USD880437S1 (en) 2018-02-01 2020-04-07 Asm Ip Holding B.V. Gas supply plate for semiconductor manufacturing apparatus
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
US10896820B2 (en) 2018-02-14 2021-01-19 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US11685991B2 (en) 2018-02-14 2023-06-27 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10731249B2 (en) 2018-02-15 2020-08-04 Asm Ip Holding B.V. Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus
KR102636427B1 (en) 2018-02-20 2024-02-13 에이에스엠 아이피 홀딩 비.브이. Substrate processing method and apparatus
US10658181B2 (en) 2018-02-20 2020-05-19 Asm Ip Holding B.V. Method of spacer-defined direct patterning in semiconductor fabrication
US10975470B2 (en) 2018-02-23 2021-04-13 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
US11629406B2 (en) 2018-03-09 2023-04-18 Asm Ip Holding B.V. Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate
US11114283B2 (en) 2018-03-16 2021-09-07 Asm Ip Holding B.V. Reactor, system including the reactor, and methods of manufacturing and using same
KR102646467B1 (en) 2018-03-27 2024-03-11 에이에스엠 아이피 홀딩 비.브이. Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
US11088002B2 (en) 2018-03-29 2021-08-10 Asm Ip Holding B.V. Substrate rack and a substrate processing system and method
US11230766B2 (en) 2018-03-29 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102501472B1 (en) 2018-03-30 2023-02-20 에이에스엠 아이피 홀딩 비.브이. Substrate processing method
KR102600229B1 (en) 2018-04-09 2023-11-10 에이에스엠 아이피 홀딩 비.브이. Substrate supporting device, substrate processing apparatus including the same and substrate processing method
TWI843623B (en) 2018-05-08 2024-05-21 荷蘭商Asm Ip私人控股有限公司 Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
US12025484B2 (en) 2018-05-08 2024-07-02 Asm Ip Holding B.V. Thin film forming method
US12272527B2 (en) 2018-05-09 2025-04-08 Asm Ip Holding B.V. Apparatus for use with hydrogen radicals and method of using same
KR20190129718A (en) 2018-05-11 2019-11-20 에이에스엠 아이피 홀딩 비.브이. Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures
KR102596988B1 (en) 2018-05-28 2023-10-31 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate and a device manufactured by the same
JP7110468B2 (en) * 2018-05-28 2022-08-01 株式会社Kokusai Electric Semiconductor device manufacturing method, substrate processing apparatus, program, and substrate processing method.
TWI840362B (en) 2018-06-04 2024-05-01 荷蘭商Asm Ip私人控股有限公司 Wafer handling chamber with moisture reduction
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
US11286562B2 (en) 2018-06-08 2022-03-29 Asm Ip Holding B.V. Gas-phase chemical reactor and method of using same
US10797133B2 (en) 2018-06-21 2020-10-06 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
KR102568797B1 (en) 2018-06-21 2023-08-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing system
TWI871083B (en) 2018-06-27 2025-01-21 荷蘭商Asm Ip私人控股有限公司 Cyclic deposition processes for forming metal-containing material
US11499222B2 (en) 2018-06-27 2022-11-15 Asm Ip Holding B.V. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US10612136B2 (en) 2018-06-29 2020-04-07 ASM IP Holding, B.V. Temperature-controlled flange and reactor system including same
KR102686758B1 (en) 2018-06-29 2024-07-18 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10388513B1 (en) 2018-07-03 2019-08-20 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10755922B2 (en) 2018-07-03 2020-08-25 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10767789B2 (en) 2018-07-16 2020-09-08 Asm Ip Holding B.V. Diaphragm valves, valve components, and methods for forming valve components
US11053591B2 (en) 2018-08-06 2021-07-06 Asm Ip Holding B.V. Multi-port gas injection system and reactor system including same
US10883175B2 (en) 2018-08-09 2021-01-05 Asm Ip Holding B.V. Vertical furnace for processing substrates and a liner for use therein
US10829852B2 (en) 2018-08-16 2020-11-10 Asm Ip Holding B.V. Gas distribution device for a wafer processing apparatus
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
KR102707956B1 (en) 2018-09-11 2024-09-19 에이에스엠 아이피 홀딩 비.브이. Method for deposition of a thin film
US11024523B2 (en) 2018-09-11 2021-06-01 Asm Ip Holding B.V. Substrate processing apparatus and method
US11049751B2 (en) 2018-09-14 2021-06-29 Asm Ip Holding B.V. Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
CN110970344B (en) 2018-10-01 2024-10-25 Asmip控股有限公司 Substrate holding device, system including the same and method of using the same
US11232963B2 (en) 2018-10-03 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102592699B1 (en) 2018-10-08 2023-10-23 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same
US10847365B2 (en) 2018-10-11 2020-11-24 Asm Ip Holding B.V. Method of forming conformal silicon carbide film by cyclic CVD
US10811256B2 (en) 2018-10-16 2020-10-20 Asm Ip Holding B.V. Method for etching a carbon-containing feature
KR102546322B1 (en) 2018-10-19 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
KR102605121B1 (en) 2018-10-19 2023-11-23 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
USD948463S1 (en) 2018-10-24 2022-04-12 Asm Ip Holding B.V. Susceptor for semiconductor substrate supporting apparatus
US12378665B2 (en) 2018-10-26 2025-08-05 Asm Ip Holding B.V. High temperature coatings for a preclean and etch apparatus and related methods
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
KR102748291B1 (en) 2018-11-02 2024-12-31 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and substrate processing apparatus including the same
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US11031242B2 (en) 2018-11-07 2021-06-08 Asm Ip Holding B.V. Methods for depositing a boron doped silicon germanium film
US10847366B2 (en) 2018-11-16 2020-11-24 Asm Ip Holding B.V. Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US10818758B2 (en) 2018-11-16 2020-10-27 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US10559458B1 (en) 2018-11-26 2020-02-11 Asm Ip Holding B.V. Method of forming oxynitride film
US12040199B2 (en) 2018-11-28 2024-07-16 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11217444B2 (en) 2018-11-30 2022-01-04 Asm Ip Holding B.V. Method for forming an ultraviolet radiation responsive metal oxide-containing film
KR102636428B1 (en) 2018-12-04 2024-02-13 에이에스엠 아이피 홀딩 비.브이. A method for cleaning a substrate processing apparatus
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
JP7504584B2 (en) 2018-12-14 2024-06-24 エーエスエム・アイピー・ホールディング・ベー・フェー Method and system for forming device structures using selective deposition of gallium nitride - Patents.com
TWI866480B (en) 2019-01-17 2024-12-11 荷蘭商Asm Ip 私人控股有限公司 Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
KR102727227B1 (en) 2019-01-22 2024-11-07 에이에스엠 아이피 홀딩 비.브이. Semiconductor processing device
CN111524788B (en) 2019-02-01 2023-11-24 Asm Ip私人控股有限公司 Method for forming topologically selective films of silicon oxide
TWI873122B (en) 2019-02-20 2025-02-21 荷蘭商Asm Ip私人控股有限公司 Method of filling a recess formed within a surface of a substrate, semiconductor structure formed according to the method, and semiconductor processing apparatus
TWI845607B (en) 2019-02-20 2024-06-21 荷蘭商Asm Ip私人控股有限公司 Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
KR20200102357A (en) 2019-02-20 2020-08-31 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for plug fill deposition in 3-d nand applications
KR102626263B1 (en) 2019-02-20 2024-01-16 에이에스엠 아이피 홀딩 비.브이. Cyclical deposition method including treatment step and apparatus for same
TWI842826B (en) 2019-02-22 2024-05-21 荷蘭商Asm Ip私人控股有限公司 Substrate processing apparatus and method for processing substrate
KR102858005B1 (en) 2019-03-08 2025-09-09 에이에스엠 아이피 홀딩 비.브이. Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer
KR102762833B1 (en) 2019-03-08 2025-02-04 에이에스엠 아이피 홀딩 비.브이. STRUCTURE INCLUDING SiOCN LAYER AND METHOD OF FORMING SAME
KR102782593B1 (en) 2019-03-08 2025-03-14 에이에스엠 아이피 홀딩 비.브이. Structure Including SiOC Layer and Method of Forming Same
JP2020167398A (en) 2019-03-28 2020-10-08 エーエスエム・アイピー・ホールディング・ベー・フェー Door openers and substrate processing equipment provided with door openers
KR102809999B1 (en) 2019-04-01 2025-05-19 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device
KR102897355B1 (en) 2019-04-19 2025-12-08 에이에스엠 아이피 홀딩 비.브이. Layer forming method and apparatus
KR20200125453A (en) 2019-04-24 2020-11-04 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system and method of using same
KR102869364B1 (en) 2019-05-07 2025-10-10 에이에스엠 아이피 홀딩 비.브이. Method for Reforming Amorphous Carbon Polymer Film
KR102929471B1 (en) 2019-05-07 2026-02-20 에이에스엠 아이피 홀딩 비.브이. Chemical source vessel with dip tube
KR102929472B1 (en) 2019-05-10 2026-02-20 에이에스엠 아이피 홀딩 비.브이. Method of depositing material onto a surface and structure formed according to the method
JP7612342B2 (en) 2019-05-16 2025-01-14 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
JP7598201B2 (en) 2019-05-16 2024-12-11 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
USD935572S1 (en) 2019-05-24 2021-11-09 Asm Ip Holding B.V. Gas channel plate
USD922229S1 (en) 2019-06-05 2021-06-15 Asm Ip Holding B.V. Device for controlling a temperature of a gas supply unit
KR20200141002A (en) 2019-06-06 2020-12-17 에이에스엠 아이피 홀딩 비.브이. Method of using a gas-phase reactor system including analyzing exhausted gas
KR102918757B1 (en) 2019-06-10 2026-01-28 에이에스엠 아이피 홀딩 비.브이. Method for cleaning quartz epitaxial chambers
KR20200143254A (en) 2019-06-11 2020-12-23 에이에스엠 아이피 홀딩 비.브이. Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method
USD944946S1 (en) 2019-06-14 2022-03-01 Asm Ip Holding B.V. Shower plate
USD931978S1 (en) 2019-06-27 2021-09-28 Asm Ip Holding B.V. Showerhead vacuum transport
KR102911421B1 (en) 2019-07-03 2026-01-12 에이에스엠 아이피 홀딩 비.브이. Temperature control assembly for substrate processing apparatus and method of using same
JP7499079B2 (en) 2019-07-09 2024-06-13 エーエスエム・アイピー・ホールディング・ベー・フェー Plasma device using coaxial waveguide and substrate processing method
CN112216646B (en) 2019-07-10 2026-02-10 Asmip私人控股有限公司 Substrate support assembly and substrate processing apparatus including the thereof
KR102895115B1 (en) 2019-07-16 2025-12-03 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
TWI826704B (en) 2019-07-17 2023-12-21 荷蘭商Asm Ip私人控股有限公司 Radical assist ignition plasma system and method
KR102860110B1 (en) 2019-07-17 2025-09-16 에이에스엠 아이피 홀딩 비.브이. Methods of forming silicon germanium structures
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
KR102903090B1 (en) 2019-07-19 2025-12-19 에이에스엠 아이피 홀딩 비.브이. Method of Forming Topology-Controlled Amorphous Carbon Polymer Film
TWI839544B (en) 2019-07-19 2024-04-21 荷蘭商Asm Ip私人控股有限公司 Method of forming topology-controlled amorphous carbon polymer film
CN112309843B (en) * 2019-07-29 2026-01-23 Asmip私人控股有限公司 Selective deposition method for achieving high dopant incorporation
CN112309900B (en) 2019-07-30 2025-11-04 Asmip私人控股有限公司 Substrate processing equipment
US12000062B1 (en) 2019-07-30 2024-06-04 United States Of America As Represented By The Secretary Of The Air Force Method for the deposition of monocrystalline or polycrystalline tin alloys on crystallographcially mis-matched or amorphous substrates
KR20210015655A (en) 2019-07-30 2021-02-10 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method
CN112309899B (en) 2019-07-30 2025-11-14 Asmip私人控股有限公司 Substrate processing equipment
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
KR20210018759A (en) 2019-08-05 2021-02-18 에이에스엠 아이피 홀딩 비.브이. Liquid level sensor for a chemical source vessel
KR20210018761A (en) 2019-08-09 2021-02-18 에이에스엠 아이피 홀딩 비.브이. heater assembly including cooling apparatus and method of using same
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
JP7810514B2 (en) 2019-08-21 2026-02-03 エーエスエム・アイピー・ホールディング・ベー・フェー Film-forming raw material mixed gas generating device and film-forming device
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
KR20210024423A (en) 2019-08-22 2021-03-05 에이에스엠 아이피 홀딩 비.브이. Method for forming a structure with a hole
USD940837S1 (en) 2019-08-22 2022-01-11 Asm Ip Holding B.V. Electrode
USD930782S1 (en) 2019-08-22 2021-09-14 Asm Ip Holding B.V. Gas distributor
USD949319S1 (en) 2019-08-22 2022-04-19 Asm Ip Holding B.V. Exhaust duct
KR102928101B1 (en) 2019-08-23 2026-02-13 에이에스엠 아이피 홀딩 비.브이. Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
KR102868968B1 (en) 2019-09-03 2025-10-10 에이에스엠 아이피 홀딩 비.브이. Methods and apparatus for depositing a chalcogenide film and structures including the film
KR102806450B1 (en) 2019-09-04 2025-05-12 에이에스엠 아이피 홀딩 비.브이. Methods for selective deposition using a sacrificial capping layer
KR102733104B1 (en) 2019-09-05 2024-11-22 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US12469693B2 (en) 2019-09-17 2025-11-11 Asm Ip Holding B.V. Method of forming a carbon-containing layer and structure including the layer
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
CN112593212B (en) 2019-10-02 2023-12-22 Asm Ip私人控股有限公司 Method for forming topologically selective silicon oxide film through cyclic plasma enhanced deposition process
TWI846953B (en) 2019-10-08 2024-07-01 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
KR102948143B1 (en) 2019-10-08 2026-04-07 에이에스엠 아이피 홀딩 비.브이. Reactor system including a gas distribution assembly for use with activated species and method of using same
TW202128273A (en) 2019-10-08 2021-08-01 荷蘭商Asm Ip私人控股有限公司 Gas injection system, reactor system, and method of depositing material on surface of substratewithin reaction chamber
TWI846966B (en) 2019-10-10 2024-07-01 荷蘭商Asm Ip私人控股有限公司 Method of forming a photoresist underlayer and structure including same
US12009241B2 (en) 2019-10-14 2024-06-11 Asm Ip Holding B.V. Vertical batch furnace assembly with detector to detect cassette
TWI834919B (en) 2019-10-16 2024-03-11 荷蘭商Asm Ip私人控股有限公司 Method of topology-selective film formation of silicon oxide
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
KR102845724B1 (en) 2019-10-21 2025-08-13 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for selectively etching films
US11996292B2 (en) 2019-10-25 2024-05-28 Asm Ip Holding B.V. Methods for filling a gap feature on a substrate surface and related semiconductor structures
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
KR102890638B1 (en) 2019-11-05 2025-11-25 에이에스엠 아이피 홀딩 비.브이. Structures with doped semiconductor layers and methods and systems for forming same
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
KR102861314B1 (en) 2019-11-20 2025-09-17 에이에스엠 아이피 홀딩 비.브이. Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
KR20210065848A (en) 2019-11-26 2021-06-04 에이에스엠 아이피 홀딩 비.브이. Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
CN112951697B (en) 2019-11-26 2025-07-29 Asmip私人控股有限公司 Substrate processing apparatus
CN120432376A (en) 2019-11-29 2025-08-05 Asm Ip私人控股有限公司 Substrate processing equipment
CN112885692B (en) 2019-11-29 2025-08-15 Asmip私人控股有限公司 Substrate processing apparatus
JP7527928B2 (en) 2019-12-02 2024-08-05 エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing apparatus and substrate processing method
KR20210070898A (en) 2019-12-04 2021-06-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11885013B2 (en) 2019-12-17 2024-01-30 Asm Ip Holding B.V. Method of forming vanadium nitride layer and structure including the vanadium nitride layer
KR102943768B1 (en) 2019-12-19 2026-03-26 에이에스엠 아이피 홀딩 비.브이. Methods for filling a gap feature on a substrate and related semiconductor structures
JP7730637B2 (en) 2020-01-06 2025-08-28 エーエスエム・アイピー・ホールディング・ベー・フェー Gas delivery assembly, components thereof, and reactor system including same
TWI887322B (en) 2020-01-06 2025-06-21 荷蘭商Asm Ip私人控股有限公司 Reactor system, lift pin, and processing method
US11993847B2 (en) 2020-01-08 2024-05-28 Asm Ip Holding B.V. Injector
KR102882467B1 (en) 2020-01-16 2025-11-05 에이에스엠 아이피 홀딩 비.브이. Method of forming high aspect ratio features
KR102675856B1 (en) 2020-01-20 2024-06-17 에이에스엠 아이피 홀딩 비.브이. Method of forming thin film and method of modifying surface of thin film
TWI889744B (en) 2020-01-29 2025-07-11 荷蘭商Asm Ip私人控股有限公司 Contaminant trap system, and baffle plate stack
TW202513845A (en) 2020-02-03 2025-04-01 荷蘭商Asm Ip私人控股有限公司 Semiconductor structures and methods for forming the same
KR20210100010A (en) 2020-02-04 2021-08-13 에이에스엠 아이피 홀딩 비.브이. Method and apparatus for transmittance measurements of large articles
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
KR102916725B1 (en) 2020-02-13 2026-01-23 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus including light receiving device and calibration method of light receiving device
KR20210103953A (en) 2020-02-13 2021-08-24 에이에스엠 아이피 홀딩 비.브이. Gas distribution assembly and method of using same
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
TWI895326B (en) 2020-02-28 2025-09-01 荷蘭商Asm Ip私人控股有限公司 System dedicated for parts cleaning
KR102943116B1 (en) 2020-03-04 2026-03-23 에이에스엠 아이피 홀딩 비.브이. Alignment fixture for a reactor system
KR20210116240A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. Substrate handling device with adjustable joints
US11876356B2 (en) 2020-03-11 2024-01-16 Asm Ip Holding B.V. Lockout tagout assembly and system and method of using same
KR102775390B1 (en) 2020-03-12 2025-02-28 에이에스엠 아이피 홀딩 비.브이. Method for Fabricating Layer Structure Having Target Topological Profile
US12173404B2 (en) 2020-03-17 2024-12-24 Asm Ip Holding B.V. Method of depositing epitaxial material, structure formed using the method, and system for performing the method
KR102755229B1 (en) 2020-04-02 2025-01-14 에이에스엠 아이피 홀딩 비.브이. Thin film forming method
TWI887376B (en) 2020-04-03 2025-06-21 荷蘭商Asm Ip私人控股有限公司 Method for manufacturing semiconductor device
TWI888525B (en) 2020-04-08 2025-07-01 荷蘭商Asm Ip私人控股有限公司 Apparatus and methods for selectively etching silcon oxide films
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
KR20210128343A (en) 2020-04-15 2021-10-26 에이에스엠 아이피 홀딩 비.브이. Method of forming chromium nitride layer and structure including the chromium nitride layer
US11996289B2 (en) 2020-04-16 2024-05-28 Asm Ip Holding B.V. Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods
KR102901748B1 (en) 2020-04-21 2025-12-17 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
TW202539998A (en) 2020-04-24 2025-10-16 荷蘭商Asm Ip私人控股有限公司 Compositions and vessels including vanadium compounds, and methods and systems for stabilizing vanadium compounds
CN113555279A (en) 2020-04-24 2021-10-26 Asm Ip私人控股有限公司 Methods of forming vanadium nitride-containing layers and structures comprising the same
KR102866804B1 (en) 2020-04-24 2025-09-30 에이에스엠 아이피 홀딩 비.브이. Vertical batch furnace assembly comprising a cooling gas supply
KR102934380B1 (en) 2020-04-24 2026-03-05 에이에스엠 아이피 홀딩 비.브이. Methods of forming structures including vanadium boride and vanadium phosphide layers
KR20210132600A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
KR102783898B1 (en) 2020-04-29 2025-03-18 에이에스엠 아이피 홀딩 비.브이. Solid source precursor vessel
KR20210134869A (en) 2020-05-01 2021-11-11 에이에스엠 아이피 홀딩 비.브이. Fast FOUP swapping with a FOUP handler
JP7726664B2 (en) 2020-05-04 2025-08-20 エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing system for processing a substrate
JP7736446B2 (en) 2020-05-07 2025-09-09 エーエスエム・アイピー・ホールディング・ベー・フェー Reactor system with tuned circuit
KR102788543B1 (en) 2020-05-13 2025-03-27 에이에스엠 아이피 홀딩 비.브이. Laser alignment fixture for a reactor system
KR102936676B1 (en) 2020-05-15 2026-03-10 에이에스엠 아이피 홀딩 비.브이. Methods for silicon germanium uniformity control using multiple precursors
KR102905441B1 (en) 2020-05-19 2025-12-30 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR20210145079A (en) 2020-05-21 2021-12-01 에이에스엠 아이피 홀딩 비.브이. Flange and apparatus for processing substrates
KR102795476B1 (en) 2020-05-21 2025-04-11 에이에스엠 아이피 홀딩 비.브이. Structures including multiple carbon layers and methods of forming and using same
TWI873343B (en) 2020-05-22 2025-02-21 荷蘭商Asm Ip私人控股有限公司 Reaction system for forming thin film on substrate
KR20210146802A (en) 2020-05-26 2021-12-06 에이에스엠 아이피 홀딩 비.브이. Method for depositing boron and gallium containing silicon germanium layers
TWI876048B (en) 2020-05-29 2025-03-11 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
TW202212620A (en) 2020-06-02 2022-04-01 荷蘭商Asm Ip私人控股有限公司 Apparatus for processing substrate, method of forming film, and method of controlling apparatus for processing substrate
KR20210156219A (en) 2020-06-16 2021-12-24 에이에스엠 아이피 홀딩 비.브이. Method for depositing boron containing silicon germanium layers
TWI908816B (en) 2020-06-24 2025-12-21 荷蘭商Asm Ip私人控股有限公司 Method for forming a layer provided with silicon
TWI873359B (en) 2020-06-30 2025-02-21 荷蘭商Asm Ip私人控股有限公司 Substrate processing method
US12431354B2 (en) 2020-07-01 2025-09-30 Asm Ip Holding B.V. Silicon nitride and silicon oxide deposition methods using fluorine inhibitor
KR102707957B1 (en) 2020-07-08 2024-09-19 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
KR20220010438A (en) 2020-07-17 2022-01-25 에이에스엠 아이피 홀딩 비.브이. Structures and methods for use in photolithography
KR20220011092A (en) 2020-07-20 2022-01-27 에이에스엠 아이피 홀딩 비.브이. Method and system for forming structures including transition metal layers
TWI878570B (en) 2020-07-20 2025-04-01 荷蘭商Asm Ip私人控股有限公司 Method and system for depositing molybdenum layers
TW202219303A (en) 2020-07-27 2022-05-16 荷蘭商Asm Ip私人控股有限公司 Thin film deposition process
KR20220020210A (en) 2020-08-11 2022-02-18 에이에스엠 아이피 홀딩 비.브이. Methods for Depositing a Titinum Aluminun Carbide Film Structuru on a Substrate and Releated Semiconductor Structures
KR102915124B1 (en) 2020-08-14 2026-01-19 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
US12040177B2 (en) 2020-08-18 2024-07-16 Asm Ip Holding B.V. Methods for forming a laminate film by cyclical plasma-enhanced deposition processes
TWI911263B (en) 2020-08-25 2026-01-11 荷蘭商Asm Ip私人控股有限公司 Method for cleaning a substrate, method for selectively depositing, and reaction system
TW202534193A (en) 2020-08-26 2025-09-01 荷蘭商Asm Ip私人控股有限公司 Method of forming metal silicon oxide layer and metal silicon oxynitride layer
TWI911265B (en) 2020-08-27 2026-01-11 荷蘭商Asm Ip私人控股有限公司 Method of forming patterned structures, method of manipulating mechanical property, and device structure
TWI904232B (en) 2020-09-10 2025-11-11 荷蘭商Asm Ip私人控股有限公司 Methods for depositing gap filing fluids and related systems and devices
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
KR20220036866A (en) 2020-09-16 2022-03-23 에이에스엠 아이피 홀딩 비.브이. Silicon oxide deposition method
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
TWI889903B (en) 2020-09-25 2025-07-11 荷蘭商Asm Ip私人控股有限公司 Semiconductor processing method
US12009224B2 (en) 2020-09-29 2024-06-11 Asm Ip Holding B.V. Apparatus and method for etching metal nitrides
TW202229612A (en) 2020-10-06 2022-08-01 荷蘭商Asm Ip私人控股有限公司 Method and system for forming silicon nitride on a sidewall of a feature
KR20220045900A (en) 2020-10-06 2022-04-13 에이에스엠 아이피 홀딩 비.브이. Deposition method and an apparatus for depositing a silicon-containing material
CN114293174A (en) 2020-10-07 2022-04-08 Asm Ip私人控股有限公司 Gas supply unit and substrate processing apparatus including the same
KR102855834B1 (en) 2020-10-14 2025-09-04 에이에스엠 아이피 홀딩 비.브이. Method of Depositing Material on Stepped Structure
KR102873665B1 (en) 2020-10-15 2025-10-17 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device, and substrate treatment apparatus using ether-cat
TW202217037A (en) 2020-10-22 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Method of depositing vanadium metal, structure, device and a deposition assembly
TW202223136A (en) 2020-10-28 2022-06-16 荷蘭商Asm Ip私人控股有限公司 Method for forming layer on substrate, and semiconductor processing system
TW202229620A (en) 2020-11-12 2022-08-01 特文特大學 Deposition system, method for controlling reaction condition, method for depositing
TW202229795A (en) 2020-11-23 2022-08-01 荷蘭商Asm Ip私人控股有限公司 A substrate processing apparatus with an injector
TW202235649A (en) 2020-11-24 2022-09-16 荷蘭商Asm Ip私人控股有限公司 Methods for filling a gap and related systems and devices
TW202235675A (en) 2020-11-30 2022-09-16 荷蘭商Asm Ip私人控股有限公司 Injector, and substrate processing apparatus
KR20220077875A (en) 2020-12-02 2022-06-09 에이에스엠 아이피 홀딩 비.브이. Cleaning fixture for showerhead assemblies
US12255053B2 (en) 2020-12-10 2025-03-18 Asm Ip Holding B.V. Methods and systems for depositing a layer
US12159788B2 (en) 2020-12-14 2024-12-03 Asm Ip Holding B.V. Method of forming structures for threshold voltage control
CN114639631A (en) 2020-12-16 2022-06-17 Asm Ip私人控股有限公司 Fixing device for measuring jumping and swinging
TW202232639A (en) 2020-12-18 2022-08-16 荷蘭商Asm Ip私人控股有限公司 Wafer processing apparatus with a rotatable table
KR20220090435A (en) 2020-12-22 2022-06-29 에이에스엠 아이피 홀딩 비.브이. Precursor capsule, vessel and method
TW202226899A (en) 2020-12-22 2022-07-01 荷蘭商Asm Ip私人控股有限公司 Plasma treatment device having matching box
KR20220090438A (en) 2020-12-22 2022-06-29 에이에스엠 아이피 홀딩 비.브이. Transition metal deposition method
GB2607562B (en) * 2021-04-12 2023-11-01 Ttp Plc Physically Unclonable Function device
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
USD1023959S1 (en) 2021-05-11 2024-04-23 Asm Ip Holding B.V. Electrode for substrate processing apparatus
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate
USD1099184S1 (en) 2021-11-29 2025-10-21 Asm Ip Holding B.V. Weighted lift pin
USD1060598S1 (en) 2021-12-03 2025-02-04 Asm Ip Holding B.V. Split showerhead cover

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030211712A1 (en) * 2002-05-09 2003-11-13 Taiwan Semiconductor Manufacturing Co., Ltd. Epitaxial plasma enhanced chemical vapor deposition (PECVD) method providing epitaxial layer with attenuated defects
US20070020891A1 (en) * 2003-06-13 2007-01-25 Arizona Board Of Regents Gesn alloys and ordered phases with direct tunable bandgaps grown directly on silicon
US20080164579A1 (en) * 2007-01-09 2008-07-10 International Business Machines Corporation Process for chemical vapor deposition of materials with via filling capability and structure formed thereby
US20090140251A1 (en) * 2007-12-03 2009-06-04 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, display device including thin film transistor, and method for manufacturing the same
US20100159678A1 (en) * 2004-07-22 2010-06-24 Canon Kabushiki Kaisha Germanium substrate-type materials and approach therefor

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7939447B2 (en) * 2007-10-26 2011-05-10 Asm America, Inc. Inhibitors for selective deposition of silicon containing films
EP2477211B1 (en) * 2011-01-17 2019-03-06 IMEC vzw Method for selective deposition of a semiconductor material

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030211712A1 (en) * 2002-05-09 2003-11-13 Taiwan Semiconductor Manufacturing Co., Ltd. Epitaxial plasma enhanced chemical vapor deposition (PECVD) method providing epitaxial layer with attenuated defects
US20070020891A1 (en) * 2003-06-13 2007-01-25 Arizona Board Of Regents Gesn alloys and ordered phases with direct tunable bandgaps grown directly on silicon
US20100159678A1 (en) * 2004-07-22 2010-06-24 Canon Kabushiki Kaisha Germanium substrate-type materials and approach therefor
US20080164579A1 (en) * 2007-01-09 2008-07-10 International Business Machines Corporation Process for chemical vapor deposition of materials with via filling capability and structure formed thereby
US20090140251A1 (en) * 2007-12-03 2009-06-04 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, display device including thin film transistor, and method for manufacturing the same

Also Published As

Publication number Publication date
TW201413032A (en) 2014-04-01
TWI598458B (en) 2017-09-11
US20130280891A1 (en) 2013-10-24

Similar Documents

Publication Publication Date Title
US20130280891A1 (en) Method and apparatus for germanium tin alloy formation by thermal cvd
US9476144B2 (en) Method and apparatus for the selective deposition of epitaxial germanium stressor alloys
KR102920833B1 (en) method of depositing epitaxial material, structure formed using the method, and system for performing the method
US20130183814A1 (en) Method of depositing a silicon germanium tin layer on a substrate
US12428726B2 (en) Gas injection system and reactor system including same
KR101144366B1 (en) Silicon-containing layer deposition with silicon compounds
US20130330911A1 (en) Method of semiconductor film stabilization
US9029264B2 (en) Methods for depositing a tin-containing layer on a substrate
KR20100103552A (en) Separate injection of reactive species in selective formation of membranes
CN100471991C (en) Silicon-containing layer deposition using silicon compounds
KR102936676B1 (en) Methods for silicon germanium uniformity control using multiple precursors
US20140342533A1 (en) Method of strain and defect control in thin semiconductor films
US20250285858A1 (en) Single wafer reactor, low temperature, thermal silicon nitride deposition

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13777934

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13777934

Country of ref document: EP

Kind code of ref document: A1