WO2013070369A3 - Patterned layer design for group iii nitride layer growth - Google Patents
Patterned layer design for group iii nitride layer growth Download PDFInfo
- Publication number
- WO2013070369A3 WO2013070369A3 PCT/US2012/059468 US2012059468W WO2013070369A3 WO 2013070369 A3 WO2013070369 A3 WO 2013070369A3 US 2012059468 W US2012059468 W US 2012059468W WO 2013070369 A3 WO2013070369 A3 WO 2013070369A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- group iii
- iii nitride
- microns
- approximately
- Prior art date
Links
- 150000004767 nitrides Chemical class 0.000 title abstract 3
- 239000004065 semiconductor Substances 0.000 abstract 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 abstract 1
- 229910052782 aluminium Inorganic materials 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
- H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/0242—Crystalline insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02428—Structure
- H01L21/0243—Surface structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
- H01L21/02642—Mask materials other than SiO2 or SiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02647—Lateral overgrowth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
- H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/12—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
- H01L33/22—Roughened surfaces, e.g. at the interface between epitaxial layers
Abstract
A method of fabricating a device using a layer with a patterned surface for improving the growth of semiconductor layers, such as group III nitride-based semiconductor layers with a high concentration of aluminum, and the resulting device having such a layer with a patterned surface, are provided. The patterned surface can include a substantially flat top surface and a plurality of stress reducing regions, such as openings. The substantially flat top surface can have a root mean square roughness less than approximately 0.5 nanometers, and the stress reducing regions can have a characteristic size between approximately 0.1 microns and approximately five microns and a depth of at least 0.2 microns. A layer of group-Ill nitride material can be grown on the first layer and have a thickness at least twice the characteristic size of the stress reducing regions.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101137532A TWI491072B (en) | 2011-10-10 | 2012-10-11 | Patterned layer design for group iii nitride layer growth |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161545261P | 2011-10-10 | 2011-10-10 | |
US61/545,261 | 2011-10-10 | ||
US201161556160P | 2011-11-04 | 2011-11-04 | |
US61/556,160 | 2011-11-04 | ||
US13/647,902 | 2012-10-09 | ||
US13/647,885 US9397260B2 (en) | 2011-10-10 | 2012-10-09 | Patterned layer design for group III nitride layer growth |
US13/647,885 | 2012-10-09 | ||
US13/647,902 US9105792B2 (en) | 2011-10-10 | 2012-10-09 | Patterned layer design for group III nitride layer growth |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2013070369A2 WO2013070369A2 (en) | 2013-05-16 |
WO2013070369A3 true WO2013070369A3 (en) | 2013-08-08 |
Family
ID=48290738
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2012/059468 WO2013070369A2 (en) | 2011-10-10 | 2012-10-10 | Patterned layer design for group iii nitride layer growth |
Country Status (2)
Country | Link |
---|---|
TW (1) | TWI491072B (en) |
WO (1) | WO2013070369A2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104603959B (en) * | 2013-08-21 | 2017-07-04 | 夏普株式会社 | Nitride semiconductor luminescent element |
US9530643B2 (en) * | 2015-03-12 | 2016-12-27 | International Business Machines Corporation | Selective epitaxy using epitaxy-prevention layers |
TWI577630B (en) * | 2016-04-08 | 2017-04-11 | Crystalwise Tech Inc | A substrate for an ultraviolet light emitting diode, and a method for manufacturing the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006278477A (en) * | 2005-03-28 | 2006-10-12 | Kyocera Corp | Substrate for semiconductor growth, epitaxial substrate and semiconductor device using it, and method of manufacturing epitaxial substrate |
JP2008211250A (en) * | 1999-03-17 | 2008-09-11 | Mitsubishi Chemicals Corp | Semiconductor base and its manufacturing method |
US20100032647A1 (en) * | 2008-06-06 | 2010-02-11 | University Of South Carolina | Utlraviolet light emitting devices and methods of fabrication |
JP2010219269A (en) * | 2009-03-17 | 2010-09-30 | Toshiba Corp | Semiconductor element, semiconductor device, semiconductor wafer, and method of growing semiconductor crystal |
KR101020473B1 (en) * | 2008-11-26 | 2011-03-08 | 한국광기술원 | Light Emitting Device and Method For Fabricating The Same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4651207B2 (en) * | 2001-02-26 | 2011-03-16 | 京セラ株式会社 | Semiconductor substrate and manufacturing method thereof |
-
2012
- 2012-10-10 WO PCT/US2012/059468 patent/WO2013070369A2/en active Application Filing
- 2012-10-11 TW TW101137532A patent/TWI491072B/en active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008211250A (en) * | 1999-03-17 | 2008-09-11 | Mitsubishi Chemicals Corp | Semiconductor base and its manufacturing method |
JP2006278477A (en) * | 2005-03-28 | 2006-10-12 | Kyocera Corp | Substrate for semiconductor growth, epitaxial substrate and semiconductor device using it, and method of manufacturing epitaxial substrate |
US20100032647A1 (en) * | 2008-06-06 | 2010-02-11 | University Of South Carolina | Utlraviolet light emitting devices and methods of fabrication |
KR101020473B1 (en) * | 2008-11-26 | 2011-03-08 | 한국광기술원 | Light Emitting Device and Method For Fabricating The Same |
JP2010219269A (en) * | 2009-03-17 | 2010-09-30 | Toshiba Corp | Semiconductor element, semiconductor device, semiconductor wafer, and method of growing semiconductor crystal |
Also Published As
Publication number | Publication date |
---|---|
TW201322486A (en) | 2013-06-01 |
TWI491072B (en) | 2015-07-01 |
WO2013070369A2 (en) | 2013-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2016518713A5 (en) | ||
WO2012047068A3 (en) | Light-emitting element and method for manufacturing same | |
WO2010151857A3 (en) | Method for forming iii-v semiconductor structures including aluminum-silicon nitride passivation | |
EP2605269A3 (en) | Composite Wafer for Fabrication of Semiconductor Devices | |
EP2472566A3 (en) | Template, method for manufacturing the template and method for manufacturing vertical type nitride-based semiconductor light emitting device using the template | |
JP2012142629A5 (en) | ||
WO2012121952A3 (en) | Electrode configurations for semiconductor devices | |
EP2468679A3 (en) | Method for fabricating a cavity for a semiconductor structure and a semiconductor microphone fabricated by the same | |
WO2012059862A3 (en) | Light emitting device with improved extraction efficiency | |
EP2175054A3 (en) | Substrate for growing wurtzite type crystal and method for manufacturing the same and semiconductor device | |
TW200735348A (en) | Semiconductor heterostructure and method for forming a semiconductor heterostructure | |
EP2495753A3 (en) | III-Nitride Semiconductor Structures with Strain Absorbing Interlayer Transition Modules | |
WO2011031098A3 (en) | Semiconductor light emitting device | |
WO2012039932A3 (en) | Methods for forming layers on a substrate | |
WO2012165903A3 (en) | Semiconductor light-emitting device, method for manufacturing same, and semiconductor light-emitting device package and laser-processing apparatus comprising same | |
EP4293707A3 (en) | Direct and sequential formation of monolayers of boron nitride and graphene on substrates | |
WO2007025062A3 (en) | Photovoltaic template | |
EP2333827A3 (en) | Monolithic integrated composite group III-V and group IV semiconductor device and method for fabricating same | |
WO2011046292A3 (en) | High-quality nonpolar or semipolar semiconductor device on porous nitride semiconductor and fabrication method thereof | |
EP2490048A3 (en) | Optical member, method of manufacturing the same, and optical system using the same | |
WO2014144698A3 (en) | Large-area, laterally-grown epitaxial semiconductor layers | |
WO2009137556A3 (en) | Group iii nitride templates and related heterostructures, devices, and methods for making them | |
WO2011025291A3 (en) | High-quality non-polar/semi-polar semiconductor element on an unevenly patterned substrate and a production method therefor | |
EP2518789A3 (en) | Light extraction substrate for electroluminescent device and manufacturing method thereof | |
WO2012071272A3 (en) | Layer structures for controlling stress of heteroepitaxially grown iii-nitride layers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
122 | Ep: pct application non-entry in european phase |
Ref document number: 12847592 Country of ref document: EP Kind code of ref document: A2 |